Engineering cryptographic software

Daniel J. Bernstein

University of Illinois at Chicago & Technische Universiteit Eindhoven

This is easy, right?

- 1. Take general principles of software engineering.
- 2. Apply principles to crypto.

Let's try some examples . . .

1972 Parnas "On the criteria to be used in decomposing systems into modules":

1

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds is properly modularized as #define ROUNDS 20 then it is easy to change.

ring

aphic software

. Bernstein

ty of Illinois at Chicago & che Universiteit Eindhoven

easy, right?

general principles

ftware engineering.

/ principles to crypto.

some examples . . .

1972 Parnas "On the criteria to be used in decomposing systems into modules":

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds is properly modularized as #define ROUNDS 20 then it is easy to change.

2

Another of softwa Make th and the

ware

n

is at Chicago & siteit Eindhoven

?

rinciples

ineering.

s to crypto.

mples . . .

1972 Parnas "On the criteria to be used in decomposing systems into modules":

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds
is properly modularized as
#define ROUNDS 20
then it is easy to change.

Another general professional of software engine Make the right this and the wrong this

1

ago & hoven 1972 Parnas "On the criteria to be used in decomposing systems into modules":

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds is properly modularized as #define ROUNDS 20 then it is easy to change.

2

Another general principle of software engineering: Make the right thing simple and the wrong thing comple

1972 Parnas "On the criteria to be used in decomposing systems into modules":

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds is properly modularized as #define ROUNDS 20 then it is easy to change.

2

Another general principle of software engineering: Make the right thing simple and the wrong thing complex.

1972 Parnas "On the criteria to be used in decomposing systems into modules":

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds
is properly modularized as
#define ROUNDS 20
then it is easy to change.

Another general principle of software engineering: Make the right thing simple

2

and the wrong thing complex.

e.g. Make it difficult to ignore invalid authenticators.

principle eering: hing simple hing complex.

1972 Parnas "On the criteria to be used in decomposing systems into modules":

"We propose instead that one begins with a list of difficult design decisions or design decisions which are likely to change. Each module is then designed to hide such a decision from the others."

e.g. If number of cipher rounds is properly modularized as #define ROUNDS 20 then it is easy to change.

Another general principle of software engineering: Make the right thing simple and the wrong thing complex. e.g. Make it difficult to ignore invalid authenticators. Do not design APIs like this:

2

this manual omits the checking of status values for clarity, but when using cryptlib you should check return values, particularly for critical functions"

- "The sample code used in

rnas "On the criteria ed in decomposing into modules":

pose instead that ns with a list of

design decisions or

ecisions which are

change. Each module lesigned to hide such

on from the others."

umber of cipher rounds rly modularized as

ROUNDS 20

s easy to change.

Another general principle of software engineering: Make the right thing simple and the wrong thing complex.

2

e.g. Make it difficult to ignore invalid authenticators.

Do not design APIs like this: "The sample code used in this manual omits the checking of status values for clarity, but when using cryptlib you should check return values, particularly for critical functions"



<u>Not so e</u>

3

1970s: ⁻

compare against s one chai stopping

- AAAAA
- SAAAA
- SEAAA
- Attacker deduces A few h

reveal se

the criteria omposing ules'' : 2

- ad that
- list of
- cisions or
- hich are
- Each module
- b hide such
- e others."
- cipher rounds rized as
- 0
- change.

Another general principle of software engineering: Make the right thing simple and the wrong thing complex.

e.g. Make it difficult to ignore invalid authenticators.

Do not design APIs like this: "The sample code used in this manual omits the checking of status values for clarity, but when using cryptlib you should check return values, particularly for critical functions"

Not so easy: Timi

- 1970s: TENEX op compares user-sup against secret pass one character at a stopping at first d
- AAAAAA vs. SECH
- SAAAAA vs. SECH
- SEAAAA vs. SECH
- Attacker sees com deduces position c A few hundred trie reveal secret passy

le h

2

nds

Another general principle of software engineering: Make the right thing simple and the wrong thing complex. e.g. Make it difficult to ignore invalid authenticators. Do not design APIs like this: "The sample code used in this manual omits the checking of status values for clarity, but when using cryptlib you should check return values, particularly for critical functions"

3

- AAAAAA vs. SECRET: stop
- SAAAAA vs. SECRET: stop
- SEAAAA vs. SECRET: stop

Not so easy: Timing attacks

- 1970s: TENEX operating sy
- compares user-supplied strin
- against secret password
- one character at a time,
- stopping at first difference:

- Attacker sees comparison tir
- deduces position of difference A few hundred tries
- reveal secret password.

Another general principle of software engineering: Make the right thing simple and the wrong thing complex.

e.g. Make it difficult to ignore invalid authenticators.

Do not design APIs like this: "The sample code used in this manual omits the checking of status values for clarity, but when using cryptlib you should check return values, particularly for critical functions"

Not so easy: Timing attacks

3

1970s: TENEX operating system compares user-supplied string against secret password one character at a time, stopping at first difference:

- AAAAAA vs. SECRET: stop at 1.
- SAAAAA vs. SECRET: stop at 2.
- SEAAAA vs. SECRET: stop at 3.

Attacker sees comparison time, deduces position of difference. A few hundred tries reveal secret password.

general principle are engineering: e right thing simple wrong thing complex.

ke it difficult to valid authenticators.

design APIs like this: mple code used in nual omits the checking s values for clarity, but ing cryptlib you should turn values, particularly al functions"

Not so easy: Timing attacks

3

1970s: TENEX operating system compares user-supplied string against secret password one character at a time, stopping at first difference:

- AAAAAA vs. SECRET: stop at 1.
- SAAAAA vs. SECRET: stop at 2.
- SEAAAA vs. SECRET: stop at 3.

Attacker sees comparison time, deduces position of difference. A few hundred tries reveal secret password.

4

How typ 16-byte for if retu Fix, elim from sec diff for di retu Notice t makes tl

and the

rinciple

- ering:
- ng simple
- ng complex.

3

- ult to
- enticators.
- Is like this:
- used in
- the checking
- r clarity, but
- b you should
- s, particularly
- ns . . . "

Not so easy: Timing attacks

1970s: TENEX operating system compares user-supplied string against secret password one character at a time, stopping at first difference:

- AAAAAA vs. SECRET: stop at 1.
- SAAAAA vs. SECRET: stop at 2.
- SEAAAA vs. SECRET: stop at 3.

Attacker sees comparison time, deduces position of difference. A few hundred tries reveal secret password.

How typical softwa 16-byte authentica for (i = 0;i if (x[i] != return 1;

Fix, eliminating in from secrets to tin diff = 0;

for (i = 0;i

diff |= x[i

return 1 & ((

Notice that the lar makes the wrong the and the right thing 3

Not so easy: Timing attacks

1970s: TENEX operating system compares user-supplied string against secret password one character at a time, stopping at first difference:

- AAAAAA vs. SECRET: stop at 1.
- SAAAAA vs. SECRET: stop at 2.
- SEAAAA vs. SECRET: stop at 3.

Attacker sees comparison time, deduces position of difference. A few hundred tries reveal secret password.

How typical software checks 16-byte authenticator: for (i = 0; i < 16; ++i)if (x[i] != y[i]) re return 1;

Fix, eliminating information from secrets to timings:

diff = 0;

return 1 & ((diff-1) >

Notice that the language makes the wrong thing simp and the right thing complex

ing ut uld arly

Χ.

.

for (i = 0; i < 16; ++i)

diff |= x[i] ^ y[i];

Not so easy: Timing attacks

1970s: TENEX operating system compares user-supplied string against secret password one character at a time, stopping at first difference:

- AAAAAA vs. SECRET: stop at 1.
- SAAAAA vs. SECRET: stop at 2.
- SEAAAA vs. SECRET: stop at 3.

Attacker sees comparison time, deduces position of difference. A few hundred tries reveal secret password.

How typical software checks 16-byte authenticator: for (i = 0; i < 16; ++i)if (x[i] != y[i]) return 0; return 1; Fix, eliminating information flow from secrets to timings: diff = 0;for (i = 0; i < 16; ++i)diff |= x[i] ^ y[i]; return 1 & ((diff-1) >> 8);

Notice that the language makes the wrong thing simple and the right thing complex.

4

easy: Timing attacks

FENEX operating system s user-supplied string secret password

racter at a time,

; at first difference:

A vs. SECRET: stop at 1.

A vs. SECRET: stop at 2.

A vs. SECRET: stop at 3.

r sees comparison time, position of difference. undred tries

ecret password.

How typical software checks 16-byte authenticator: for (i = 0; i < 16; ++i)if (x[i] != y[i]) return 0; return 1;

4

Fix, eliminating information flow from secrets to timings:

diff = 0;for (i = 0; i < 16; ++i)diff $|= x[i] ^ y[i];$ return 1 & ((diff-1) >> 8);

Notice that the language makes the wrong thing simple and the right thing complex.

5

Languag "right"

So mista

<u>ng attacks</u>

perating system

4

- plied string
- sword
- time,
- ifference:
- RET: stop at 1.
- RET: stop at 2.
- RET: stop at 3.
- parison time,
- of difference.
- es
- vord.

How typical software checks
16-byte authenticator:
 for (i = 0;i < 16;++i)
 if (x[i] != y[i]) return 0;</pre>

return 1;

Fix, eliminating information flow from secrets to timings:

diff = 0; for (i = 0;i < 16;++i) diff |= x[i] ^ y[i]; return 1 & ((diff-1) >> 8);

Notice that the language makes the wrong thing simple and the right thing complex.

Language designer "right" is too wea

So mistakes contin

```
'stem
```

4

g

at 1. at 2.

at 3.

ne,

e.

```
How typical software checks
16-byte authenticator:
   for (i = 0; i < 16; ++i)
     if (x[i] != y[i]) return 0;
   return 1;
```

Fix, eliminating information flow from secrets to timings:

diff = 0;for (i = 0; i < 16; ++i)diff $|= x[i] ^ y[i];$

return 1 & ((diff-1) >> 8);

Notice that the language makes the wrong thing simple and the right thing complex.

5

So mistakes continue to hap

Language designer's notion "right" is too weak for secu

How typical software checks 16-byte authenticator:

> for (i = 0; i < 16; ++i)if (x[i] != y[i]) return 0; return 1;

Fix, eliminating information flow from secrets to timings:

> diff = 0;for (i = 0; i < 16; ++i)diff |= x[i] ^ y[i]; return 1 & ((diff-1) >> 8);

Notice that the language makes the wrong thing simple and the right thing complex.

5

Language designer's notion of "right" is too weak for security.

So mistakes continue to happen.

How typical software checks 16-byte authenticator:

> for (i = 0; i < 16; ++i)if (x[i] != y[i]) return 0; return 1;

5

Fix, eliminating information flow from secrets to timings:

> diff = 0;for (i = 0; i < 16; ++i)diff |= x[i] ^ y[i]; return 1 & ((diff-1) >> 8);

Notice that the language makes the wrong thing simple and the right thing complex.

Language designer's notion of "right" is too weak for security. So mistakes continue to happen. One of many examples, part of the reference software for CAESAR candidate CLOC: /* compare the tag */ int i; for(i = 0;i < CRYPTO_ABYTES;i++)</pre> if(tag[i] != c[(*mlen) + i]){ return RETURN_TAG_NO_MATCH; } return RETURN_SUCCESS;

ical software checks authenticator:

(i = 0; i < 16; ++i)(x[i] != y[i]) return 0; rn 1;

5

inating information flow rets to timings:

= 0;(i = 0; i < 16; ++i)ff |= x[i] ^ y[i]; rn 1 & ((diff-1) >> 8);

hat the language ne wrong thing simple right thing complex.

Language designer's notion of "right" is too weak for security. So mistakes continue to happen. One of many examples, part of the reference software for CAESAR candidate CLOC: /* compare the tag */ int i; for(i = 0;i < CRYPTO_ABYTES;i++)</pre> if(tag[i] != c[(*mlen) + i]){ return RETURN_TAG_NO_MATCH; } return RETURN_SUCCESS;

Do timir

6

Objectic

are checks

ator:

< 16;++i)

y[i]) return 0;

5

formation flow nings:

< 16;++i)

] ^ y[i];

diff-1) >> 8);

nguage thing simple

g complex.

Language designer's notion of "right" is too weak for security. So mistakes continue to happen. One of many examples, part of the reference software for CAESAR candidate CLOC: /* compare the tag */ int i; for(i = 0;i < CRYPTO_ABYTES;i++)</pre> if(tag[i] != c[(*mlen) + i]){ return RETURN_TAG_NO_MATCH; } return RETURN_SUCCESS;

6 **Г**

<u>Do timing attacks</u>

Objection: "Timir

```
5
turn 0;
flow
            int i;
> 8);
               }
le
```

Language designer's notion of "right" is too weak for security. So mistakes continue to happen. One of many examples, part of the reference software for CAESAR candidate CLOC: /* compare the tag */ for(i = 0;i < CRYPTO_ABYTES;i++)</pre> if(tag[i] != c[(*mlen) + i]){ return RETURN_TAG_NO_MATCH; return RETURN_SUCCESS;

6

Do timing attacks really wor

Objection: "Timings are no

```
Language designer's notion of
"right" is too weak for security.
```

One of many examples, part of the reference software for CAESAR candidate CLOC:

```
/* compare the tag */
int i;
for(i = 0;i < CRYPTO_ABYTES;i++)</pre>
  if(tag[i] != c[(*mlen) + i]){
    return RETURN_TAG_NO_MATCH;
  }
return RETURN_SUCCESS;
```

Do timing attacks really work?

6

Objection: "Timings are noisy!"

```
Language designer's notion of
"right" is too weak for security.
```

One of many examples, part of the reference software for CAESAR candidate CLOC:

```
/* compare the tag */
int i;
for(i = 0;i < CRYPTO_ABYTES;i++)</pre>
  if(tag[i] != c[(*mlen) + i]){
    return RETURN_TAG_NO_MATCH;
  }
return RETURN_SUCCESS;
```

Do timing attacks really work? Objection: "Timings are noisy!" Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow.

```
Language designer's notion of
"right" is too weak for security.
```

One of many examples, part of the reference software for CAESAR candidate CLOC:

```
/* compare the tag */
int i;
for(i = 0;i < CRYPTO_ABYTES;i++)</pre>
  if(tag[i] != c[(*mlen) + i]){
    return RETURN_TAG_NO_MATCH;
  }
return RETURN_SUCCESS;
```

Do timing attacks really work? Objection: "Timings are noisy!" Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow. Answer #2: Attacker uses statistics to eliminate noise.

```
Language designer's notion of
"right" is too weak for security.
```

One of many examples, part of the reference software for CAESAR candidate CLOC:

```
/* compare the tag */
int i;
for(i = 0;i < CRYPTO_ABYTES;i++)</pre>
  if(tag[i] != c[(*mlen) + i]){
    return RETURN_TAG_NO_MATCH;
  }
return RETURN_SUCCESS;
```

Do timing attacks really work? Objection: "Timings are noisy!" Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow. Answer #2: Attacker uses statistics to eliminate noise. Answer #3, what the 1970s attackers actually did: Cross page boundary, inducing page faults, to amplify timing signal.

e designer's notion of is too weak for security.

6

akes continue to happen.

nany examples,

the reference software for R candidate CLOC:

are the tag */

0;i < CRYPTO_ABYTES;i++)
g[i] != c[(*mlen) + i]){
urn RETURN_TAG_NO_MATCH;</pre>

RETURN_SUCCESS;

Do timing attacks really work? Objection: "Timings are noisy!" Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow. Answer #2: Attacker uses statistics to eliminate noise.

Answer #3, what the 1970s attackers actually did: Cross page boundary, inducing page faults, to amplify timing signal. <u>Defende</u>

Some of

1996 Ko attacks

Briefly n Kocher a Schneier

secret ar

affect ti

2002 Pa Suzaki–S timing a 's notion of k for security. 6

nue to happen.

nples,

ce software for e CLOC:

ag */

YPTO_ABYTES;i++)
[(*mlen) + i]){
N_TAG_NO_MATCH;

CCESS;

Do timing attacks really work? Objection: "Timings are noisy!" Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow. Answer #2: Attacker uses statistics to eliminate noise. Answer #3, what the 1970s attackers actually did: Cross page boundary, inducing page faults, to amplify timing signal.

Defenders don't le Some of the litera 1996 Kocher point attacks on cryptog Briefly mentioned Kocher and by 19 Schneier-Wagnersecret array indice affect timing via c 2002 Page, 2003 ⁻ Suzaki–Shigeri–Mi timing attacks on

of rity. 6

pen.

re for

'ES;i++) + i]){ MATCH;

Do timing attacks really work? **Objection:** "Timings are noisy!" Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow. Answer #2: Attacker uses statistics to eliminate noise. Answer #3, what the 1970s attackers actually did: Cross page boundary, inducing page faults, to amplify timing signal.

Defenders don't learn

Some of the literature:

- 1996 Kocher pointed out tir
- attacks on cryptographic key
- Briefly mentioned by Kocher and by 1998 Kelsey-Schneier–Wagner–Hall: secret array indices can affect timing via cache misse
- 2002 Page, 2003 Tsunoo–Sa Suzaki–Shigeri–Miyauchi: timing attacks on DES.

Do timing attacks really work?

Objection: "Timings are noisy!"

Answer #1: Does noise stop *all* attacks? To guarantee security, defender must block all information flow.

Answer #2: Attacker uses statistics to eliminate noise.

Answer #3, what the 1970s attackers actually did: Cross page boundary, inducing page faults, to amplify timing signal.

Defenders don't learn Some of the literature: **1996** Kocher pointed out timing attacks on cryptographic key bits. Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses. 2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

ng attacks really work?

n: "Timings are noisy!"

#1:

ise stop *all* attacks? antee security, defender ock all information flow.

#2: Attacker uses s to eliminate noise.

#3, what the tackers actually did: ige boundary, page faults,

fy timing signal.

Defenders don't learn

7

Some of the literature:

1996 Kocher pointed out timing attacks on cryptographic key bits.

Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses.

2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

"Guaran load ent

really work?

7

ngs are noisy!"

// attacks? rity, defender ormation flow.

cker uses

ate noise.

the

ctually did:

ary,

ts,

signal.

Defenders don't learn

Some of the literature:

1996 Kocher pointed out timing attacks on cryptographic key bits.

Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses.

2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

"Guaranteed" cou load entire table in

·k?

7

sy!"

der low. Defenders don't learn

Some of the literature:

1996 Kocher pointed out timing attacks on cryptographic key bits.

Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses.

2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

8

"Guaranteed" countermeasu load entire table into cache.

Defenders don't learn

Some of the literature:

1996 Kocher pointed out timing attacks on cryptographic key bits.

Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses.

2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

8

"Guaranteed" countermeasure: load entire table into cache.

Defenders don't learn

Some of the literature:

1996 Kocher pointed out timing attacks on cryptographic key bits.

Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses.

2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

"Guaranteed" countermeasure: load entire table into cache. 2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

8

- e.g., secret array indices can affect
Defenders don't learn

Some of the literature:

1996 Kocher pointed out timing attacks on cryptographic key bits.

Briefly mentioned by Kocher and by 1998 Kelsey– Schneier–Wagner–Hall: secret array indices can affect timing via cache misses.

2002 Page, 2003 Tsunoo–Saito– Suzaki–Shigeri–Miyauchi: timing attacks on DES.

"Guaranteed" countermeasure: load entire table into cache. 2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices. 2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key

- e.g., secret array indices can affect
- used for hard-disk encryption.

rs don't learn

the literature:

cher pointed out timing on cryptographic key bits. 8

nentioned by

- and by 1998 Kelsey-
- -Wagner-Hall:
- ray indices can
- ming via cache misses.

ge, 2003 Tsunoo–Saito– Shigeri–Miyauchi: ttacks on DES.

"Guaranteed" countermeasure: load entire table into cache. 2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; e.g., secret array indices can affect timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key used for hard-disk encryption.

Intel rec OpenSS counterr from kno

arn

ture:

ted out timing graphic key bits. 8

by

98 Kelsey–

Hall:

s can

ache misses.

Tsunoo–Saito– yauchi: DES.

"Guaranteed" countermeasure: load entire table into cache. 2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; e.g., secret array indices can affect timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key used for hard-disk encryption.

Intel recommends, OpenSSL integrate countermeasure: a from known *lines*

ning y bits. 8

es.

aito-

"Guaranteed" countermeasure: load entire table into cache.

2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; e.g., secret array indices can affect timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key used for hard-disk encryption.

9

Intel recommends, and OpenSSL integrates, cheape countermeasure: always load from known *lines* of cache.

"Guaranteed" countermeasure: load entire table into cache.

2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; e.g., secret array indices can affect timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key used for hard-disk encryption.

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache.

9

"Guaranteed" countermeasure: load entire table into cache.

2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; e.g., secret array indices can affect timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key used for hard-disk encryption.

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache. 2013 Bernstein–Schwabe "A word of warning": This countermeasure isn't safe. Same issues described in 2004.

"Guaranteed" countermeasure: load entire table into cache.

2004.11/2005.04 Bernstein: Timing attacks on AES. Countermeasure isn't safe; e.g., secret array indices can affect timing via cache-bank collisions. What *is* safe: kill all data flow from secrets to array indices.

2005 Tromer–Osvik–Shamir: 65ms to steal Linux AES key used for hard-disk encryption.

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache. 2013 Bernstein–Schwabe "A word of warning": This countermeasure isn't safe. Same issues described in 2004. 2016 Yarom–Genkin–Heninger "CacheBleed" steals RSA secret key via timings of OpenSSL.

teed" countermeasure: ire table into cache.

2005.04 Bernstein: attacks on AES. measure isn't safe; ret array indices can affect ia cache-bank collisions. safe: kill all data flow

rets to array indices.

omer–Osvik–Shamir:

steal Linux AES key

hard-disk encryption.

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache.

9

2013 Bernstein–Schwabe "A word of warning": This countermeasure isn't safe. Same issues described in 2004.

2016 Yarom–Genkin–Heninger "CacheBleed" steals RSA secret key via timings of OpenSSL.

10

2008 RF Layer Se Version small tir performa extent o fragmen be large due to t existing of the ti

ntermeasure:

9

nto cache.

Bernstein:

AES. m't safe;

ndices can affect ank collisions.

all data flow

ray indices.

k–Shamir:

IX AES key

encryption.

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache.

2013 Bernstein–Schwabe "A word of warning": This countermeasure isn't safe. Same issues described in 2004.

2016 Yarom–Genkin–Heninger "CacheBleed" steals RSA secret key via timings of OpenSSL.

2008 RFC 5246 " Layer Security (TL Version 1.2": "Th small timing chani performance dependence extent on the size fragment, but it is be large enough to due to the large b existing MACs and of the timing signa re:

9

affect ons. ow

•

y n. Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache.

2013 Bernstein–Schwabe"A word of warning":This countermeasure isn't safe.Same issues described in 2004.

2016 Yarom–Genkin–Heninger "CacheBleed" steals RSA secret key via timings of OpenSSL.

2008 RFC 5246 "The Trans Layer Security (TLS) Protoc Version 1.2": "This leaves a small timing channel, since performance depends to son extent on the size of the dat fragment, but it is not believed be large enough to be explo due to the large block size c existing MACs and the smal of the timing signal."

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known lines of cache.

2013 Bernstein–Schwabe "A word of warning": This countermeasure isn't safe. Same issues described in 2004.

2016 Yarom–Genkin–Heninger "CacheBleed" steals RSA secret key via timings of OpenSSL.

2008 RFC 5246 "The Transport Layer Security (TLS) Protocol, Version 1.2": "This leaves a small timing channel, since MAC performance depends to some extent on the size of the data fragment, but it is not believed to be large enough to be exploitable, due to the large block size of existing MACs and the small size of the timing signal."

10

Intel recommends, and OpenSSL integrates, cheaper countermeasure: always loading from known *lines* of cache.

2013 Bernstein–Schwabe "A word of warning": This countermeasure isn't safe. Same issues described in 2004.

2016 Yarom–Genkin–Heninger "CacheBleed" steals RSA secret key via timings of OpenSSL.

2008 RFC 5246 "The Transport Layer Security (TLS) Protocol, Version 1.2": "This leaves a small timing channel, since MAC performance depends to some extent on the size of the data fragment, but it is not believed to be large enough to be exploitable, due to the large block size of existing MACs and the small size of the timing signal."

10

2013 AlFardan–Paterson "Lucky Thirteen: breaking the TLS and DTLS record protocols": exploit these timings; steal plaintext.

ommends, and

L integrates, cheaper neasure: always loading own *lines* of cache.

rnstein-Schwabe

of warning":

intermeasure isn't safe. Sues described in 2004.

rom–Genkin–Heninger Bleed" steals RSA secret cimings of OpenSSL. 2008 RFC 5246 "The Transport Layer Security (TLS) Protocol, Version 1.2": "This leaves a small timing channel, since MAC performance depends to some extent on the size of the data fragment, but it is not believed to be large enough to be exploitable, due to the large block size of existing MACs and the small size of the timing signal."

2013 AlFardan–Paterson "Lucky Thirteen: breaking the TLS and DTLS record protocols": exploit these timings; steal plaintext.

10

How to If possib to contr Look for identifyi "Divisio when th complete cycles re values o Measure trusting

and

es, cheaper always loading of cache.

chwabe

g":

ure isn't safe.

bed in 2004.

in–Heninger

als RSA secret

OpenSSL.

2008 RFC 5246 "The Transport

10

Layer Security (TLS) Protocol, Version 1.2": "This leaves a small timing channel, since MAC performance depends to some extent on the size of the data fragment, but it is not believed to be large enough to be exploitable, due to the large block size of existing MACs and the small size of the timing signal."

2013 AlFardan–Paterson "Lucky Thirteen: breaking the TLS and DTLS record protocols": exploit these timings; steal plaintext.

How to write cons

If possible, write c to control instruct

Look for documen identifying variabil "Division operatio when the divide of completes, with th cycles required dep

values of the input

Measure cycles rat trusting CPU doci r ding 10

afe.)4. er

cret

2008 RFC 5246 "The Transport Layer Security (TLS) Protocol, Version 1.2": "This leaves a small timing channel, since MAC performance depends to some extent on the size of the data fragment, but it is not believed to be large enough to be exploitable, due to the large block size of existing MACs and the small size of the timing signal."

2013 AlFardan–Paterson "Lucky Thirteen: breaking the TLS and DTLS record protocols": exploit these timings; steal plaintext.

11

How to write constant-time

- If possible, write code in asr
- to control instruction selecti
- Look for documentation
- identifying variability: e.g.,
- "Division operations termina when the divide operation
- completes, with the number
- cycles required dependent of
- values of the input operands
- Measure cycles rather than
- trusting CPU documentation

2008 RFC 5246 "The Transport Layer Security (TLS) Protocol, Version 1.2": "This leaves a small timing channel, since MAC performance depends to some extent on the size of the data fragment, but it is not believed to be large enough to be exploitable, due to the large block size of existing MACs and the small size of the timing signal."

2013 AlFardan–Paterson "Lucky Thirteen: breaking the TLS and DTLS record protocols": exploit these timings; steal plaintext.

11

How to write constant-time code

If possible, write code in asm to control instruction selection.

Look for documentation identifying variability: e.g., "Division operations terminate when the divide operation completes, with the number of cycles required dependent on the values of the input operands."

Measure cycles rather than trusting CPU documentation.

C 5246 "The Transport curity (TLS) Protocol, 1.2": "This leaves a ning channel, since MAC ance depends to some n the size of the data t, but it is not believed to enough to be exploitable, he large block size of MACs and the small size ming signal."

Fardan–Paterson "Lucky : breaking the TLS and ecord protocols": exploit nings; steal plaintext.

How to write constant-time code

11

If possible, write code in asm to control instruction selection.

Look for documentation identifying variability: e.g., "Division operations terminate when the divide operation completes, with the number of cycles required dependent on the values of the input operands."

Measure cycles rather than trusting CPU documentation.

12

Cut off a secrets t

- Cut off a
- secrets t
- Cut off a
- secrets t
- Prefer lo
- Prefer v
- Watch c
- variable-
- Cortex-N

The Transport _S) Protocol, is leaves a nel, since MAC nds to some of the data not believed to be exploitable, lock size of the small size al."

11

terson "Lucky g the TLS and ocols": exploit al plaintext.

How to write constant-time code

If possible, write code in asm to control instruction selection.

Look for documentation identifying variability: e.g., "Division operations terminate when the divide operation completes, with the number of cycles required dependent on the values of the input operands."

Measure cycles rather than trusting CPU documentation.

Cut off all data flo secrets to branch Cut off all data flo secrets to array in Cut off all data flo secrets to shift/ro Prefer logic instru Prefer vector instr Watch out for CP variable-time mult Cortex-M3 and mo

port col,

11

MAC

าย

la

ved to itable, of

l size

ucky and ploit t.

How to write constant-time code

If possible, write code in asm to control instruction selection.

Look for documentation identifying variability: e.g., "Division operations terminate when the divide operation completes, with the number of cycles required dependent on the values of the input operands."

Measure cycles rather than trusting CPU documentation. 12

Cut off all data flow from secrets to branch conditions

- Cut off all data flow from
- secrets to array indices.
- Cut off all data flow from
- secrets to shift/rotate distar
- Prefer logic instructions.
- Prefer vector instructions.
- Watch out for CPUs with
- variable-time multipliers: e.g
- Cortex-M3 and most Powerl

How to write constant-time code

If possible, write code in asm to control instruction selection.

Look for documentation identifying variability: e.g., "Division operations terminate when the divide operation completes, with the number of cycles required dependent on the values of the input operands."

Measure cycles rather than trusting CPU documentation. 12

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs.

write constant-time code

12

le, write code in asm ol instruction selection.

^r documentation ng variability: e.g., n operations terminate e divide operation es, with the number of equired dependent on the f the input operands."

cycles rather than CPU documentation.

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs.

Software

Almost a much slo

tant-time code

12

ode in asm

ion selection.

tation

ity: e.g.,

ns terminate

peration

ne number of

pendent on the

t operands."

cher than umentation.

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs.

Almost all softwar much slower than

code

12

n on.

ate

of n the , *11*

٦.

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs.

13

Software optimization

Almost all software is much slower than it could b

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs. 13

Software optimization

Almost all software is much slower than it could be.

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs. 13

Software optimization

Almost all software is much slower than it could be.

Is software applied to much data? Usually not. Usually the wasted CPU time is negligible.

Cut off all data flow from secrets to branch conditions.

Cut off all data flow from secrets to array indices.

Cut off all data flow from secrets to shift/rotate distances.

Prefer logic instructions.

Prefer vector instructions.

Watch out for CPUs with variable-time multipliers: e.g., Cortex-M3 and most PowerPCs. 13

Software optimization

Almost all software is much slower than it could be.

Is software applied to much data? Usually not. Usually the wasted CPU time is negligible.

But *crypto software* should be applied to all communication.

Crypto that's too slow \Rightarrow

 \Rightarrow less attractive for everybody.

- fewer users \Rightarrow fewer cryptanalysts

- all data flow from to branch conditions.
- all data flow from to array indices.
- all data flow from to shift/rotate distances.
- ogic instructions.
- ector instructions.
- out for CPUs with time multipliers: e.g., 13 and most PowerPCs.

Software optimization

13

Almost all software is much slower than it could be.

Is software applied to much data? Usually not. Usually the wasted CPU time is negligible.

But *crypto software* should be applied to all communication.

Crypto that's too slow \Rightarrow fewer users \Rightarrow fewer cryptanalysts \Rightarrow less attractive for everybody.

14

Typical s You war software as efficie Starting You hav reference You hav (Can rep You mea impleme

ow from conditions.

ow from dices.

w from tate distances.

ctions.

uctions.

Us with

ipliers: e.g.,

ost PowerPCs.

Software optimization

13

Almost all software is much slower than it could be.

Is software applied to much data? Usually not. Usually the wasted CPU time is negligible.

But *crypto software* should be applied to all communication.

Crypto that's too slow \Rightarrow fewer users \Rightarrow fewer cryptanalysts \Rightarrow less attractive for everybody.

Typical situation: You want (constar software that com as efficiently as po Starting point: You have written a reference impleme You have chosen a (Can repeat for ot You measure perfo implementation.

1	2
T	. ၁

Software optimization

Almost all software is much slower than it could be.

Is software applied to much data? Usually not. Usually the wasted CPU time is negligible.

But *crypto software* should be applied to all communication.

Crypto that's too slow \Rightarrow fewer users \Rightarrow fewer cryptanalysts \Rightarrow less attractive for everybody.

14

5., Cs.

ices.

Typical situation:

- You want (constant-time)
- software that computes ciph as efficiently as possible.
- Starting point:
- You have written a
- reference implementation of
- You have chosen a target C (Can repeat for other CPUs
- You measure performance or implementation. Now what?

Software optimization

Almost all software is much slower than it could be.

Is software applied to much data? Usually not. Usually the wasted CPU time is negligible.

But *crypto software* should be applied to all communication.

Crypto that's too slow \Rightarrow fewer users \Rightarrow fewer cryptanalysts \Rightarrow less attractive for everybody.

14

Typical situation: You want (constant-time) software that computes cipher Xas efficiently as possible.

Starting point: You have written a reference implementation of X.

You have chosen a target CPU. (Can repeat for other CPUs.)

You measure performance of the implementation. Now what?

e optimization

all software is ower than it could be.

are applied to much data? not. Usually the CPU time is negligible.

to software should be to all communication.

hat's too slow \Rightarrow

ers \Rightarrow fewer cryptanalysts attractive for everybody. Typical situation: You want (constant-time) software that computes cipher *X* as efficiently as possible.

14

Starting point: You have written a reference implementation of X.

You have chosen a target CPU. (Can repeat for other CPUs.)

You measure performance of the implementation. Now what?



<u>A</u>	sil	m	<u>oli</u>
Ta	rg	get	
mi	cr	00	0
on	е	A	RM
Re	efe	ere	nc
in	t	ຣເ	ım
{			
	in	lt	r
	in	lt	i
	fc	r	(
		re	esi
	re	eti	ır
}			

tion

e is it could be.

to much data? Ily the 14

is negligible.

re should be munication.

slow \Rightarrow

ver cryptanalysts for everybody. Typical situation: You want (constant-time) software that computes cipher X as efficiently as possible.

Starting point: You have written a reference implementation of X.

You have chosen a target CPU. (Can repeat for other CPUs.)

You measure performance of the implementation. Now what?

A simplified exam Target CPU: TI L microcontroller co one ARM Cortex-I Reference impleme int sum(int *x) { int result = 0int i; for (i = 0;i < result += x[return result; }

	14	
2.		
data?		
le.		
be		
۱.		
alysts		
ody.		

Typical situation: You want (constant-time) software that computes cipher Xas efficiently as possible. Starting point: You have written a reference implementation of X. You have chosen a target CPU. (Can repeat for other CPUs.) You measure performance of the implementation. Now what?

15

{

int i;

}

A simplified example

Target CPU: TI LM4F120H microcontroller containing one ARM Cortex-M4F core.

- Reference implementation:
- int sum(int *x)
 - int result = 0;
 - for (i = 0;i < 1000;++i
 - result += x[i];
 - return result;

Typical situation:

You want (constant-time) software that computes cipher Xas efficiently as possible.

Starting point:

You have written a

reference implementation of X.

You have chosen a target CPU. (Can repeat for other CPUs.)

You measure performance of the implementation. Now what?

15

A simplified example

Target CPU: TI LM4F120H5QR microcontroller containing one ARM Cortex-M4F core.

Reference implementation:

int sum(int *x) {

int result = 0;

int i;

for (i = 0;i < 1000;++i)</pre>

result += x[i];

return result;

}

situation:

t (constant-time)

that computes cipher Xently as possible.

point:

e written a

e implementation of X.

e chosen a target CPU. peat for other CPUs.)

asure performance of the ntation. Now what?

A simplified example

15

Target CPU: TI LM4F120H5QR microcontroller containing one ARM Cortex-M4F core. Reference implementation: int sum(int *x) { int result = 0; int i; for (i = 0;i < 1000;++i)</pre> result += x[i]; return result; }

16

Counting

- static ' *cons = (vo)
- int bef
- int res
- int aft
- UARTpri
 - resul
- Output Change

15

nt-time) putes cipher Xssible.

ntation of X.

a target CPU. her CPUs.)

ormance of the low what?

Target CPU: TI LM4F120H5QR microcontroller containing one ARM Cortex-M4F core.

Reference implementation:

```
int sum(int *x)
{
  int result = 0;
  int i;
  for (i = 0;i < 1000;++i)
    result += x[i];
  return result;
}
```

Counting cycles:

static volatile *const DWT_CYC = (void *) OxE

int beforesum =

int result = sum

int aftersum = *

UARTprintf("sum

result, aftersu

Output shows 801 Change 1000 to 50
```
er X
```

15

```
Χ.
PU.
. )
f the
```

A simplified example

Target CPU: TI LM4F120H5QR microcontroller containing one ARM Cortex-M4F core. Reference implementation:

```
int sum(int *x)
```

{

}

```
int result = 0;
```

```
int i;
```

```
for (i = 0;i < 1000;++i)
  result += x[i];
```

```
return result;
```

16

static volatile unsigned *const DWT_CYCCNT

Counting cycles:

= (void *) 0xE0001004;

int beforesum = *DWT_CYCC int result = sum(x); int aftersum = *DWT_CYCCN UARTprintf("sum %d %d\n", result, aftersum-befores

Output shows 8012 cycles. Change 1000 to 500: 4012.

A simplified example

Target CPU: TI LM4F120H5QR microcontroller containing one ARM Cortex-M4F core.

Reference implementation:

```
int sum(int *x)
{
  int result = 0;
  int i;
  for (i = 0; i < 1000; ++i)
    result += x[i];
  return result;
```

}

Counting cycles: static volatile unsigned int *const DWT_CYCCNT = (void *) 0xE0001004; int beforesum = *DWT_CYCCNT; int result = sum(x); int aftersum = *DWT_CYCCNT; UARTprintf("sum %d %d\n",

16

Change 1000 to 500: 4012.

result, aftersum-beforesum); Output shows 8012 cycles.

fied example

CPU: TI LM4F120H5QR ntroller containing A Cortex-M4F core.

e implementation:

(int *x)

esult = 0;

i = 0; i < 1000; ++i)

ult += x[i];

n result;

16

Counting cycles:

static volatile unsigned int *const DWT_CYCCNT = (void *) 0xE0001004;

int beforesum = *DWT_CYCCNT; int result = sum(x); int aftersum = *DWT_CYCCNT; UARTprintf("sum %d %d\n", result, aftersum-beforesum);

Output shows 8012 cycles. Change 1000 to 500: 4012.

"Okay, 8 Um, are really th

<u>ole</u>
M4F120H5QR ntaining M4F core.
entation:
;
1000;++i) i];

16

static volatile unsigned int
 *const DWT_CYCCNT
 = (void *) 0xE0001004;

int beforesum = *DWT_CYCCNT; int result = sum(x); int aftersum = *DWT_CYCCNT; UARTprintf("sum %d %d\n", result,aftersum-beforesum);

Output shows 8012 cycles. Change 1000 to 500: 4012.

"Okay, 8 cycles pe Um, are microcont really this slow at

```
16
```

5QR

)

```
static volatile unsigned int
  *const DWT_CYCCNT
  = (void *) 0xE0001004;
```

```
int beforesum = *DWT_CYCCNT;
int result = sum(x);
int aftersum = *DWT_CYCCNT;
UARTprintf("sum %d %d\n",
  result, aftersum-beforesum);
```

Output shows 8012 cycles. Change 1000 to 500: 4012. 17

"Okay, 8 cycles per addition Um, are microcontrollers really this slow at addition?'

static volatile unsigned int
 *const DWT_CYCCNT
 = (void *) 0xE0001004;

```
int beforesum = *DWT_CYCCNT;
int result = sum(x);
int aftersum = *DWT_CYCCNT;
UARTprintf("sum %d %d\n",
result,aftersum-beforesum);
```

Output shows 8012 cycles. Change 1000 to 500: 4012. 17

"Okay, 8 cycles per addition. Um, are microcontrollers really this slow at addition?"

static volatile unsigned int
 *const DWT_CYCCNT
 = (void *) 0xE0001004;

```
int beforesum = *DWT_CYCCNT;
int result = sum(x);
int aftersum = *DWT_CYCCNT;
UARTprintf("sum %d %d\n",
result,aftersum-beforesum);
```

Output shows 8012 cycles. Change 1000 to 500: 4012. 17

"Okay, 8 cycles per addition. Um, are microcontrollers really this slow at addition?" Bad practice: Apply random "optimizations" (and tweak compiler options) until you get bored. Keep the fastest results.

static volatile unsigned int
 *const DWT_CYCCNT
 = (void *) 0xE0001004;

int beforesum = *DWT_CYCCNT; int result = sum(x); int aftersum = *DWT_CYCCNT; UARTprintf("sum %d %d\n", result,aftersum-beforesum);

Output shows 8012 cycles. Change 1000 to 500: 4012. 17 "Okay, 8 cycles per addition." Um, are microcontrollers really this slow at addition?" Bad practice: Apply random "optimizations" (and tweak compiler options) until you get bored. Keep the fastest results. Good practice: Figure out lower bound for cycles spent on arithmetic etc. Understand gap between lower bound and observed time. g cycles:

volatile unsigned int t DWT_CYCCNT id *) 0xE0001004;

```
oresum = *DWT_CYCCNT;
```

ult = sum(x);

ersum = *DWT_CYCCNT;

ntf("sum %d %d\n",

t,aftersum-beforesum);

shows 8012 cycles. 1000 to 500: 4012.

"Okay, 8 cycles per addition." Um, are microcontrollers really this slow at addition?" Apply random "optimizations"

Bad practice:

(and tweak compiler options) until you get bored. Keep the fastest results.

Good practice: Figure out lower bound for cycles spent on arithmetic etc. Understand gap between lower bound and observed time.

17

Find "A Technica Rely on M4F =Manual "implem architect Points to Architec which de e.g., "A First ma ADD tal

17

unsigned int CNT

0001004;

*DWT_CYCCNT;

(x);

DWT_CYCCNT;

%d %d\n",

m-beforesum);

2 cycles. 00: 4012.

"Okay, 8 cycles per addition." Um, are microcontrollers really this slow at addition?"

Bad practice:

Apply random "optimizations" (and tweak compiler options) until you get bored. Keep the fastest results.

Good practice: Figure out lower bound for cycles spent on arithmetic etc. Understand gap between lower bound and observed time.

Find "ARM Corte **Technical Reference** Rely on Wikipedia M4F = M4 + float

Manual says that "implements the A architecture profile

Points to the "AR Architecture Refer which defines inst e.g., "ADD" for 3

First manual says ADD takes just 1

	17	
		"Okay, 8 cycles per addition.
int		Um, are microcontrollers
THO		really this slow at addition?"
		Bad practice:
		Apply random "optimizations"
		(and tweak compiler options)
NT;		until you get bored.
		Keep the fastest results.
Τ;		Good practice:
		Figure out lower bound for
um);		cycles spent on arithmetic etc.
		Understand gap between
		lower bound and observed time

Find "ARM Cortex-M4 Proc **Technical Reference Manual** Rely on Wikipedia comment M4F = M4 + floating-pointManual says that Cortex-M⁴ "implements the ARMv7E-N architecture profile". Points to the "ARMv7-M Architecture Reference Man which defines instructions: e.g., "ADD" for 32-bit addit First manual says that ADD takes just 1 cycle.

"Okay, 8 cycles per addition." Um, are microcontrollers really this slow at addition?"

Bad practice:

Apply random "optimizations" (and tweak compiler options) until you get bored. Keep the fastest results.

Good practice:

Figure out lower bound for cycles spent on arithmetic etc. Understand gap between lower bound and observed time. 18

Find "ARM Cortex-M4 Processor Technical Reference Manual". Rely on Wikipedia comment that M4F = M4 + floating-point unit.

Manual says that Cortex-M4 "implements the ARMv7E-M architecture profile".

Points to the "ARMv7-M Architecture Reference Manual", which defines instructions: e.g., "ADD" for 32-bit addition.

First manual says that ADD takes just 1 cycle.

- B cycles per addition. microcontrollers
- is slow at addition?"
- ctice:
- ndom "optimizations"
- eak compiler options)
- ı get bored.
- e fastest results.
- actice:
- ut lower bound for
- pent on arithmetic etc.
- and gap between
- und and observed time.

Find "ARM Cortex-M4 Processor Technical Reference Manual". Rely on Wikipedia comment that M4F = M4 + floating-point unit.

Manual says that Cortex-M4 "implements the ARMv7E-M architecture profile".

Points to the "ARMv7-M Architecture Reference Manual", which defines instructions: e.g., "ADD" for 32-bit addition.

First manual says that ADD takes just 1 cycle.

18

19

Inputs a "integer has 16 i special-p and "pro Each ele be "load Basic loa Manual a note a Then me instructi address then it s

er addition. trollers 18

addition?"

otimizations" ler options) d.

esults.

ound for

ithmetic etc.

etween

observed time.

Find "ARM Cortex-M4 Processor Technical Reference Manual". Rely on Wikipedia comment that M4F = M4 + floating-point unit.

Manual says that Cortex-M4 "implements the ARMv7E-M architecture profile".

Points to the "ARMv7-M Architecture Reference Manual", which defines instructions: e.g., "ADD" for 32-bit addition.

First manual says that ADD takes just 1 cycle.

Inputs and output "integer registers" has 16 integer reg special-purpose "s and "program cou Each element of x be "loaded" into a Basic load instruct Manual says 2 cyc a note about "pip

Then more explan instruction is also

address not based

then it saves 1 cyc

18

Find "ARM Cortex-M4 Processor Technical Reference Manual". Rely on Wikipedia comment that M4F = M4 + floating-point unit.

Manual says that Cortex-M4 "implements the ARMv7E-M architecture profile".

Points to the "ARMv7-M Architecture Reference Manual", which defines instructions: e.g., "ADD" for 32-bit addition.

First manual says that ADD takes just 1 cycle.

Inputs and output of ADD a "integer registers". ARMv7has 16 integer registers, incl special-purpose "stack point and "program counter".

Each element of x array nee be "loaded" into a register.

Basic lo Manua a note Then n instruct address

19

me.

tc.

IS"

;)

Basic load instruction: LDR

Manual says 2 cycles but ad a note about "pipelining".

Then more explanation: if n

instruction is also LDR (witl

address not based on first L

then it saves 1 cycle.

Find "ARM Cortex-M4 Processor Technical Reference Manual". Rely on Wikipedia comment that M4F = M4 + floating-point unit.

Manual says that Cortex-M4 "implements the ARMv7E-M architecture profile".

Points to the "ARMv7-M Architecture Reference Manual", which defines instructions: e.g., "ADD" for 32-bit addition.

First manual says that ADD takes just 1 cycle. 19

Inputs and output of ADD are "integer registers". ARMv7-M has 16 integer registers, including special-purpose "stack pointer" and "program counter". Each element of x array needs to be "loaded" into a register.

Basic load instruction: LDR. Manual says 2 cycles but adds a note about "pipelining". Then more explanation: if next instruction is also LDR (with address not based on first LDR) then it saves 1 cycle.

RM Cortex-M4 Processor al Reference Manual". Wikipedia comment that M4 + floating-point unit.

19

says that Cortex-M4 ents the ARMv7E-M cure profile".

o the "ARMv7-M

ture Reference Manual", efines instructions:

DD" for 32-bit addition.

nual says that kes just 1 cycle.

Inputs and output of ADD are "integer registers". ARMv7-M has 16 integer registers, including special-purpose "stack pointer" and "program counter".

Each element of x array needs to be "loaded" into a register.

Basic load instruction: LDR. Manual says 2 cycles but adds a note about "pipelining". Then more explanation: if next instruction is also LDR (with address not based on first LDR) then it saves 1 cycle.

n consec takes on ("more pipeline Can ach in other but noth Lower b 2n + 1 c including Why obs non-con costs of

x-M4 Processor ce Manual". 19

comment that ing-point unit.

Cortex-M4 ARMv7E-M e".

Mv7-M

ence Manual",

ructions:

2-bit addition.

that

cycle.

Inputs and output of ADD are "integer registers". ARMv7-M has 16 integer registers, including special-purpose "stack pointer" and "program counter".

Each element of x array needs to be "loaded" into a register.

Basic load instruction: LDR. Manual says 2 cycles but adds a note about "pipelining". Then more explanation: if next instruction is also LDR (with address not based on first LDR) then it saves 1 cycle.

n consecutive LDF takes only n + 1 c ("more multiple L pipelined together Can achieve this s in other ways (LD but nothing seems Lower bound for r 2n+1 cycles, including *n* cycles Why observed tim non-consecutive L costs of manipulat

cessor ,,

19

that unit.

Λ

ual",

cion.

Inputs and output of ADD are "integer registers". ARMv7-M has 16 integer registers, including special-purpose "stack pointer" and "program counter".

Each element of x array needs to be "loaded" into a register.

Basic load instruction: LDR. Manual says 2 cycles but adds a note about "pipelining". Then more explanation: if next instruction is also LDR (with address not based on first LDR) then it saves 1 cycle.

20

2n+1 cycles,

n consecutive LDRs takes only n + 1 cycles ("more multiple LDRs can b pipelined together").

- Can achieve this speed
- in other ways (LDRD, LDM)
- but nothing seems faster.
- Lower bound for n LDR + n
- including *n* cycles of arithme
- Why observed time is higher non-consecutive LDRs;
- costs of manipulating i.

Inputs and output of ADD are "integer registers". ARMv7-M has 16 integer registers, including special-purpose "stack pointer" and "program counter".

Each element of x array needs to be "loaded" into a register.

Basic load instruction: LDR. Manual says 2 cycles but adds a note about "pipelining". Then more explanation: if next instruction is also LDR (with address not based on first LDR) then it saves 1 cycle.

20

n consecutive LDRs takes only n + 1 cycles ("more multiple LDRs can be pipelined together"). Can achieve this speed in other ways (LDRD, LDM) but nothing seems faster. Lower bound for n LDR + n ADD: 2n+1 cycles,

Why observed time is higher: non-consecutive LDRs; costs of manipulating i.

- including *n* cycles of arithmetic.

nd output of ADD are registers". ARMv7-M nteger registers, including ourpose "stack pointer" ogram counter". 20

ment of x array needs to led" into a register.

ad instruction: LDR. says 2 cycles but adds bout "pipelining". ore explanation: if next on is also LDR (with not based on first LDR) aves 1 cycle. n consecutive LDRs takes only n + 1 cycles ("more multiple LDRs can pipelined together").

Can achieve this speed in other ways (LDRD, LDN but nothing seems faster.

Lower bound for n LDR + r2n + 1 cycles,

including *n* cycles of arithm

Why observed time is higher non-consecutive LDRs; costs of manipulating i.

	21
be	
Л)	
n ADD:	
netic.	
er:	

int	c s	um
{		
-	int	r
	int	*
	int	X
		X
V	vhi	le
	X	:0 :
	X	:1 :
	X	2 :
	X	:3 :
	Х	:4 :
	Х	5 :
	x	6 :

of ADD are . ARMv7-M isters, including tack pointer" nter". 20

array needs to register.

tion: LDR.

les but adds

elining".

ation: if next

LDR (with

on first LDR)

cle.

n consecutive LDRs takes only n + 1 cycles ("more multiple LDRs can be pipelined together").

Can achieve this speed in other ways (LDRD, LDM) but nothing seems faster.

Lower bound for n LDR + n ADD: 2n + 1 cycles, including n cycles of arithmetic.

Why observed time is higher: non-consecutive LDRs; costs of manipulating i. int sum(int *x)
{

- int result = 0
- int *y = x + 1
- int x0,x1,x2,x
 - x5, x6, x7, x
- while (x != y)x0 = 0[(vola
 - x1 = 1[(vola
 - x2 = 2[(vola
 - x3 = 3[(vola
 - x4 = 4[(vola
 - x5 = 5[(vola
 - x6 = 6[(vola

20		21	
are	n consecutive LDRs		int sur
M	takes only $n+1$ cycles		{
uding	("more multiple LDRs can be		int :
er"	pipelined together").		int >
	Can achieve this speed		int :
ds to	in other ways (LDRD, LDM)		3
	but nothing seems faster.		while
•	Lower bound for $n LDR + n ADD$:		xO
ds	2n+1 cycles,		x1
	including <i>n</i> cycles of arithmetic.		x2
ext	Why observed time is higher:		x3
٦	non-consecutive LDRs:		x4
DR)	costs of manipulating i.		x5
			x6

m(int *x)

- result = 0;
- *y = x + 1000;
- x0,x1,x2,x3,x4,
- x5,x6,x7,x8,x9;
- e (x != y) {
- = 0[(volatile int
- = 1[(volatile int
- = 2[(volatile int
- = 3[(volatile int
- = 4[(volatile int
- = 5[(volatile int
- = 6[(volatile int

n consecutive LDRs takes only n + 1 cycles ("more multiple LDRs can be pipelined together").

Can achieve this speed in other ways (LDRD, LDM) but nothing seems faster.

Lower bound for n LDR + n ADD: 2n+1 cycles, including *n* cycles of arithmetic.

Why observed time is higher: non-consecutive LDRs; costs of manipulating i.

int sum(int *x) { int result = 0;int *y = x + 1000;int x0,x1,x2,x3,x4, x5,x6,x7,x8,x9; while $(x != y) \{$ x0 = 0[(volatile int *)x];x1 = 1[(volatile int *)x]; $x^2 = 2[(volatile int *)x];$ x3 = 3[(volatile int *)x];x4 = 4[(volatile int *)x];x5 = 5[(volatile int *)x];x6 = 6[(volatile int *)x];

together").

ieve this speed ways (LDRD, LDM) ning seems faster.

ound for *n*LDR + *n*ADD: cycles,

g *n* cycles of arithmetic.

served time is higher:

secutive LDRs;

manipulating i.

int sum(int *x)
{
 int result = 0;
 int *y = x + 1000;
 int x0,x1,x2,x3,x4,
 x5,x6,x7,x8,x9;
 while (x != y) {

21

x0 = 0[(volatile int

x1 = 1[(volatile int

x2 = 2[(volatile int

x3 = 3[(volatile int

x4 = 4[(volatile int

x5 = 5[(volatile int

x6 = 6[(volatile int

22	
	x7 :
	x8 :
	x9 :
	res
*)x];	x0 :
*)x];	x1 :

₹s ycles

DRs can be ").

peed RD, LDM)

faster.

LDR + nADD:

of arithmetic.

e is higher:

DRs;

ing i.

int sum(int *x)

21

{

int result = 0; int *y = x + 1000; int x0,x1,x2,x3,x4, x5,x6,x7,x8,x9;

while (x != y) {
 x0 = 0[(volatile int *)x];
 x1 = 1[(volatile int *)x];
 x2 = 2[(volatile int *)x];
 x3 = 3[(volatile int *)x];
 x4 = 4[(volatile int *)x];
 x5 = 5[(volatile int *)x];
 x6 = 6[(volatile int *)x];

- x7 = 7[(volax8 = 8[(volax9 = 9[(volaresult += x0result += x1result += x2result += x3result += x4result += x5result += x6result += x7result += x8
- result += x9
- x0 = 10[(vol
- x1 = 11[(vol

21	22	
	<pre>int sum(int *x)</pre>	x7 =
	{	x8 =
	<pre>int result = 0;</pre>	x9 =
	int $*y = x + 1000;$	resi
	int x0,x1,x2,x3,x4,	resi
	x5,x6,x7,x8,x9;	resi
		resi
	while $(x != y) $ {	resi
	x0 = 0[(volatile int *)x];	resi
	x1 = 1[(volatile int *)x];	resi
	x2 = 2[(volatile int *)x];	resi
	x3 = 3[(volatile int *)x];	resi
	x4 = 4[(volatile int *)x];	resi
	x5 = 5[(volatile int *)x];	x0 =
	x6 = 6[(volatile int *)x];	x1 =

be

ADD:

etic.

= 7[(volatile int

- = 8[(volatile int
- = 9[(volatile int
- sult += x0;
- sult += x1;
- sult += x2;
- sult += x3;
- sult += x4;
- sult += x5;
- sult += x6;
- sult += x7;
- sult += x8;
- sult += x9;
- = 10[(volatile int
- = 11[(volatile int

	22
<pre>int sum(int *x)</pre>	x7 = 7[(v
{	x8 = 8[(v
<pre>int result = 0;</pre>	x9 = 9[(v
int *y = x + 1000;	result +=
int x0,x1,x2,x3,x4,	result +=
x5,x6,x7,x8,x9;	result +=
	result +=
while $(x != y) $ {	result +=
<pre>x0 = 0[(volatile int *)x];</pre>	result +=
<pre>x1 = 1[(volatile int *)x];</pre>	result +=
x2 = 2[(volatile int *)x];	result +=
x3 = 3[(volatile int *)x];	result +=
x4 = 4[(volatile int *)x];	result +=
x5 = 5[(volatile int *)x];	x0 = 10[(
x6 = 6[(volatile int *)x];	x1 = 11[(

olatile int *)x]; olatile int *)x]; olatile int *)x]; x0; x1; x2; x3; x4; x5; x6; x7; x8; x9; volatile int *)x]; volatile int *)x];

(1NT *X)

- esult = 0; y = x + 1000; 0,x1,x2,x3,x4, 5,x6,x7,x8,x9;
- (x != y) {
 = 0[(volatile int *)x];

- = 1[(volatile int *)x];
- = 2[(volatile int *)x];
- = 3[(volatile int *)x];
- = 4[(volatile int *)x];
- = 5[(volatile int *)x];
- = 6[(volatile int *)x];

23	
x7 = 7[(volatile int *)x];	x2
x8 = 8[(volatile int *)x];	x3
x9 = 9[(volatile int *)x];	x4
result += x0;	x5
result += x1;	x6
result += x2;	x7
result += x3;	x8
result += x4;	x9
result += x5;	x +
result += x6;	res
result += x7;	res
result += x8;	res
result += x9;	res
x0 = 10[(volatile int *)x];	res
x1 = 11[(volatile int *)x];	res

• •		
000;		
3,x4,)	
8,x9;)	
{		
tile	int	*)x];
tile	int	*)x];
tile	int	*)x];
tile	int	*) _X];
tile	int	*)x];
tile	int	*)x];
tile	int	*)x];

x7 = 7[(volatile int *)x];
<pre>x8 = 8[(volatile int *)x];</pre>
<pre>x9 = 9[(volatile int *)x];</pre>
result += x0;
result += x1;
result += x2;
result += x3;
result += x4;
result += x5;
result += x6;
result += x7;
result += x8;
result += x9;
<pre>x0 = 10[(volatile int *)x];</pre>
<pre>x1 = 11[(volatile int *)x];</pre>

- x2 = 12[(vol x3 = 13[(vol x4 = 14[(vol x5 = 15[(vol x6 = 16[(vol
- x7 = 17[(vol)
- x8 = 18[(vol
- x9 = 19[(vol)]
- x += 20;
- result += x0
- result += x1
- result += x2
- result += x3
- result += x4
- result += x5

	23
x7 = 7[(volatile int *)x];	x2
x8 = 8[(volatile int *)x];	x3
x9 = 9[(volatile int *)x];	x4
result += x0;	x5
result += x1;	x6
result += x2;	x7
result += x3;	x8
result += x4;	x9
result += x5;	x +
result += x6;	res
result += x7;	res
result += x8;	res
result += x9;	res
x0 = 10[(volatile int *)x]	; res
<pre>x1 = 11[(volatile int *)x]</pre>	; res

*)x]; *)x];

*)x];

- *)x];
- *)x];
- *)x];
- *)x];

- = 12[(volatile int = 13[(volatile int = 14[(volatile int = 15[(volatile int = 16[(volatile int = 17[(volatile int
- = 18[(volatile int
- = 19[(volatile int
- += 20;
- sult += x0;
- sult += x1;
- sult += x2;
- sult += x3;
- sult += x4;
- sult += x5;

x7 = 7[(volatile int *)x];
x8 = 8[(volatile int *)x];
x9 = 9[(volatile int *)x];
result += x0;
result += x1;
result += x2;
result += x3;
result += x4;
result += x5;
result += x6;
result += x7;
result += x8;
result += x9;
<pre>x0 = 10[(volatile int *)x];</pre>
x1 = 11[(volatile int *)x];

x9 = 19[(volatile int *)x];x += 20;result += x0; result += x1; result += x2; result += x3; result += x4; result += x5;

23

- $x^2 = 12[(volatile int *)x];$ x3 = 13[(volatile int *)x];x4 = 14[(volatile int *)x];x5 = 15[(volatile int *)x];x6 = 16[(volatile int *)x];x7 = 17[(volatile int *)x];x8 = 18[(volatile int *)x];

= 7[(vo	olatile	int	*)x];
= 8[(vo	latile	int	*)x];
= 9[(vo	latile	int	*)x];
ult +=	x0;		
ult +=	x1;		
ult +=	x2;		
ult +=	x3;		
ult +=	x4;		
ult +=	x5;		
ult +=	x6;		
ult +=	x7;		
ult +=	x8;		
ult +=	x9;		
= 10[(v	volatile	e int	*)x];
= 11[(v	volatile	e int	*)x];

x2 =	12[(volatile	in
------	--------------	----

- x3 = 13[(volatile in
- x4 = 14[(volatile in
- x5 = 15[(volatile in
- x6 = 16[(volatile in
- x7 = 17[(volatile in
- x8 = 18[(volatile in
- x9 = 19[(volatile in
- x += 20;

23

- result += x0;
- result += x1;
- result += x2;
- result += x3;
- result += x4;
- result += x5;

nt	*) _X];
nt	*)x];

24

rest rest rest rest }

			23
tile	int	*)x];	
tile	int	*)x];	
tile	int	*)x];	
•			
• ?			
• •			
• •			
• •			
•			
•			
•			
•			
•			
atile	int	; *)x]	•
atile	int	; *)x]	;

x2 =	12[(volatile	int	*)x];			
x3 =	13[(volatile	int	*)x];			
x4 =	14[(volatile	int	*)x];			
x5 =	15[(volatile	int	*)x];			
x6 =	16[(volatile	int	*)x];			
x7 =	17[(volatile	int	*)x];			
x8 =	18[(volatile	int	*)x];			
x9 =	19[(volatile	int	*)x];			
x += 20;						
resul	t += x0;					
resul	t += x1;					
result += x2;						
resul	t += x3;					
resul	t += x4;					
resul	t += x5;					

result += x6
result += x7
result += x8
result += x9

24

return result;

}

}

		24	
x2 = 12[(volatile	int	*)x];	
x3 = 13[(volatile	int	*)x];	
x4 = 14[(volatile	int	*)x];	
x5 = 15[(volatile	int	*)x];	
x6 = 16[(volatile	int	*)x];	}
x7 = 17[(volatile	int	*)x];	
x8 = 18[(volatile	int	*)x];	r
x9 = 19[(volatile	int	*)x];	}
x += 20;			
result += x0;			
result += x1;			
result += x2;			
result += x3;			
result += x4;			
result += x5;			
			1

*)x]; *)x]; *)x]; 23

*)x];

*)x];

- result += x6;
- result += x7;
- result += x8;
- result += x9;

return result;

result += x5;

result += x6; result += x7;result += x8; result += x9; }

return result;

}
result += x6; result += x7;result += x8; result += x9; } return result;

}

2526 cycles. Even better in asm.

result += x6; result += x7;result += x8; result += x9; } return result; } 2526 cycles. Even better in asm. even performance sensitive code, performance of human experts."

25

Wikipedia: "By the late 1990s for

optimizing compilers exceeded the

result += x6; result += x7;result += x8; result += x9; } return result; } 2526 cycles. Even better in asm. Wikipedia: "By the late 1990s for even performance sensitive code, performance of human experts." — [citation needed]

- optimizing compilers exceeded the

25

= 12[(volatile	int	*)x];
= 13[(volatile	int	*)x];
= 14[(volatile	int	*)x];
= 15[(volatile	int	*)x];
= 16[(volatile	int	*)x];
= 17[(volatile	int	*)x];
= 18[(volatile	int	*)x];
= 19[(volatile	int	*)x];
= 20;		
ult $+= x0;$		
ult += x1;		
ult $+= x2;$		
ult += x3;		
ult += x4;		
ult += x5;		

	r	esu	lt	+=	x6	•
	r	esu	lt	+=	x7	• •
	r	esu	lt	+=	x8	• •
	r	esu	lt	+=	x9	• •
-	}					
-	ret	urn	. re	esul	Lt;	
}						
	\mathbf{O}		1			

24

Wikipedia: "By the late 1990s for even performance sensitive code, optimizing compilers exceeded the performance of human experts." — [citation needed]

2526 cycles. Even better in asm.

Salsa20 30.25 cy Lower b 64 bytes $21 \cdot 16 1$ $20 \cdot 161$ so at lea ARMv7includes as part of

(Compile

A real ex

			24
atile	int	*)x];	

•

•

;

•

•

•

```
result += x6;
result += x7;
result += x8;
result += x9;
```

return result;

}

2526 cycles. Even better in asm. Wikipedia: "By the late 1990s for even performance sensitive code, optimizing compilers exceeded the performance of human experts." — [citation needed]

A real example

Salsa20 reference 30.25 cycles/byte

Lower bound for a 64 bytes require

21 · 16 1-cycle AD 20 · 16 1-cycle XO so at least 10.25 c

ARMv7-M instruction includes free rotat as part of XOR instruction (Compiler knows t

```
24
*)x];
*)x];
*)x];
*)x];
*)x];
*)x];
*)x];
*)x];
```

```
result += x6;
    result += x7;
    result += x8;
    result += x9;
  }
  return result;
}
```

2526 cycles. Even better in asm. Wikipedia: "By the late 1990s for even performance sensitive code, optimizing compilers exceeded the performance of human experts." — [citation needed]

25

64 bytes require

A real example

- Salsa20 reference software: 30.25 cycles/byte on this CF
- Lower bound for arithmetic:
- $21 \cdot 16$ 1-cycle ADDs,
- 20 · 16 1-cycle XORs,
- so at least 10.25 cycles/byte
- ARMv7-M instruction set
- includes free rotation
- as part of XOR instruction.
- (Compiler knows this.)

```
result += x6;
  result += x7;
  result += x8;
  result += x9;
}
return result;
```

}

2526 cycles. Even better in asm.

Wikipedia: "By the late 1990s for even performance sensitive code, optimizing compilers exceeded the performance of human experts." — [citation needed]

25

A real example

Salsa20 reference software: 30.25 cycles/byte on this CPU.

Lower bound for arithmetic:

64 bytes require

 $21 \cdot 16$ 1-cycle ADDs, $20 \cdot 16$ 1-cycle XORs, so at least 10.25 cycles/byte.

ARMv7-M instruction set includes free rotation as part of XOR instruction. (Compiler knows this.)

26

- ult += x6;
- ult += x7;
- ult += x8;
- ult += x9;

n result;

- cles. Even better in asm.
- ia: "By the late 1990s for formance sensitive code, ng compilers exceeded the ance of human experts." ion needed

<u>A real example</u>

Salsa20 reference software: 30.25 cycles/byte on this CPU.

Lower bound for arithmetic: 64 bytes require $21 \cdot 16$ 1-cycle ADDs, 20 · 16 1-cycle XORs, so at least 10.25 cycles/byte. ARMv7-M instruction set includes free rotation as part of XOR instruction.

(Compiler knows this.)

26

Detailed several of load_li store_1: Can repl (Compile Then ob 18 cycle plus 5 c Still far

better in asm.

;

•

•

•

he late 1990s for sensitive code, ers exceeded the man experts." d] A real example

Salsa20 reference software: 30.25 cycles/byte on this CPU.

Lower bound for arithmetic: 64 bytes require 21 · 16 1-cycle ADDs, 20 · 16 1-cycle XORs, so at least 10.25 cycles/byte. ARMv7-M instruction set

includes free rotation
as part of XOR instruction.
(Compiler knows this.)

Detailed benchma several cycles/byte

- load_littleendia
- store_littleendi
- Can replace with I (Compiler doesn't
- Then observe 23 c 18 cycles/byte for plus 5 cycles/byte Still far above 10.2

A real example

Salsa20 reference software: 30.25 cycles/byte on this CPU.

Lower bound for arithmetic: 64 bytes require $21 \cdot 16$ 1-cycle ADDs, 20 · 16 1-cycle XORs, so at least 10.25 cycles/byte.

asm.

Os for code, ed the rts."

ARMv7-M instruction set includes free rotation as part of XOR instruction. (Compiler knows this.)

26

Detailed benchmarks show several cycles/byte spent on load_littleendian and

store_littleendian.

Can replace with LDR and S (Compiler doesn't see this.)

Then observe 23 cycles/byte 18 cycles/byte for rounds, plus 5 cycles/byte overhead. Still far above 10.25 cycles/

25

<u>A real example</u>

Salsa20 reference software: 30.25 cycles/byte on this CPU.

Lower bound for arithmetic: 64 bytes require $21 \cdot 16$ 1-cycle ADDs, 20 · 16 1-cycle XORs, so at least 10.25 cycles/byte.

ARMv7-M instruction set includes free rotation as part of XOR instruction. (Compiler knows this.)

26

Detailed benchmarks show several cycles/byte spent on load_littleendian and

store_littleendian.

Can replace with LDR and STR. (Compiler doesn't see this.)

Then observe 23 cycles/byte: 18 cycles/byte for rounds, plus 5 cycles/byte overhead. Still far above 10.25 cycles/byte.

27

A real example

Salsa20 reference software: 30.25 cycles/byte on this CPU.

Lower bound for arithmetic: 64 bytes require $21 \cdot 16$ 1-cycle ADDs, 20 · 16 1-cycle XORs, so at least 10.25 cycles/byte.

ARMv7-M instruction set includes free rotation as part of XOR instruction. (Compiler knows this.)

26

Detailed benchmarks show several cycles/byte spent on load_littleendian and store_littleendian. Can replace with LDR and STR. (Compiler doesn't see this.) Then observe 23 cycles/byte:

Gap is mostly loads, stores. Minimize load/store cost by choosing "spills" carefully.

- 18 cycles/byte for rounds,
- plus 5 cycles/byte overhead.
- Still far above 10.25 cycles/byte.

<u>xample</u>

- reference software: cles/byte on this CPU.
- ound for arithmetic:
- require
- -cycle ADDs,
- -cycle XORs,
- st 10.25 cycles/byte.
- M instruction set free rotation of XOR instruction. er knows this.)

Detailed benchmarks show several cycles/byte spent on load_littleendian and store_littleendian.

26

Can replace with LDR and STR. (Compiler doesn't see this.)

Then observe 23 cycles/byte: 18 cycles/byte for rounds, plus 5 cycles/byte overhead. Still far above 10.25 cycles/byte.

Gap is mostly loads, stores. Minimize load/store cost by choosing "spills" carefully.

27

Which o should b Don't tr optimize Make lo Don't tr optimize Spill to Don't tr optimize On bigg selecting is critica

software: on this CPU. 26

rithmetic:

Ds, Rs,

cycles/byte.

tion set

ion

struction.

his.)

Detailed benchmarks show several cycles/byte spent on load_littleendian and store_littleendian.

Can replace with LDR and STR. (Compiler doesn't see this.)

Then observe 23 cycles/byte: 18 cycles/byte for rounds, plus 5 cycles/byte overhead. Still far above 10.25 cycles/byte.

Gap is mostly loads, stores. Minimize load/store cost by choosing "spills" carefully. Which of the 16 S should be in regist Don't trust compi optimize register a

Make loads consec Don't trust compi optimize instructio

Spill to FPU instead Don't trust compi optimize instructio

On bigger CPUs, selecting vector in is critical for perfo 26

Detailed benchmarks show several cycles/byte spent on load_littleendian and store_littleendian.

Can replace with LDR and STR. (Compiler doesn't see this.)

Then observe 23 cycles/byte: 18 cycles/byte for rounds, plus 5 cycles/byte overhead. Still far above 10.25 cycles/byte.

Gap is mostly loads, stores. Minimize load/store cost by choosing "spills" carefully.

27

Don't trust compiler to

Don't trust compiler to

٥U.

selecting vector instructions is critical for performance.

On bigger CPUs,

- optimize instruction selectio
- Don't trust compiler to
- Spill to FPU instead of stac
- optimize instruction schedul
- Make loads consecutive?
- optimize register allocation.
- should be in registers?
- Which of the 16 Salsa20 wo

Detailed benchmarks show several cycles/byte spent on load_littleendian and store_littleendian.

Can replace with LDR and STR. (Compiler doesn't see this.)

Then observe 23 cycles/byte: 18 cycles/byte for rounds, plus 5 cycles/byte overhead. Still far above 10.25 cycles/byte.

Gap is mostly loads, stores. Minimize load/store cost by choosing "spills" carefully.

27

Which of the 16 Salsa20 words should be in registers? Don't trust compiler to optimize register allocation.

Make loads consecutive? Don't trust compiler to optimize instruction scheduling.

Spill to FPU instead of stack? Don't trust compiler to optimize instruction selection.

On bigger CPUs, selecting vector instructions is critical for performance.

benchmarks show cycles/byte spent on ttleendian and ittleendian.

ace with LDR and STR. er doesn't see this.)

serve 23 cycles/byte: s/byte for rounds, cles/byte overhead. above 10.25 cycles/byte.

nostly loads, stores. e load/store cost by g "spills" carefully.

Which of the 16 Salsa20 words should be in registers? Don't trust compiler to optimize register allocation. Make loads consecutive? Don't trust compiler to optimize instruction scheduling.

27

Spill to FPU instead of stack? Don't trust compiler to optimize instruction selection.

On bigger CPUs, selecting vector instructions is critical for performance.

The big

CPUs ar farther a from nai

rks show

27

e spent on

n and

an.

DR and STR. see this.)

cycles/byte:

rounds,

overhead.

25 cycles/byte.

ls, stores.

re cost by

carefully.

Which of the 16 Salsa20 words should be in registers? Don't trust compiler to optimize register allocation.

Make loads consecutive? Don't trust compiler to optimize instruction scheduling.

Spill to FPU instead of stack? Don't trust compiler to optimize instruction selection.

On bigger CPUs, selecting vector instructions is critical for performance.

The big picture

CPUs are evolving farther and farther from naive models

STR.

27

):

byte.

Which of the 16 Salsa20 words should be in registers? Don't trust compiler to optimize register allocation.

Make loads consecutive? Don't trust compiler to optimize instruction scheduling.

Spill to FPU instead of stack? Don't trust compiler to optimize instruction selection.

On bigger CPUs, selecting vector instructions is critical for performance.

28

The big picture

CPUs are evolving farther and farther away from naive models of CPUs.

Which of the 16 Salsa20 words should be in registers? Don't trust compiler to optimize register allocation.

Make loads consecutive? Don't trust compiler to optimize instruction scheduling.

Spill to FPU instead of stack? Don't trust compiler to optimize instruction selection.

On bigger CPUs, selecting vector instructions is critical for performance. 28

The big picture

CPUs are evolving farther and farther away from naive models of CPUs.

Which of the 16 Salsa20 words should be in registers? Don't trust compiler to optimize register allocation.

Make loads consecutive? Don't trust compiler to optimize instruction scheduling.

Spill to FPU instead of stack? Don't trust compiler to optimize instruction selection.

On bigger CPUs, selecting vector instructions is critical for performance.

28

The big picture

CPUs are evolving farther and farther away from naive models of CPUs.

Minor optimization challenges:

- Pipelining.
- Superscalar processing.

Major optimization challenges:

- Vectorization.
- Many threads; many cores.
- The memory hierarchy; the ring; the mesh.
- Larger-scale parallelism.
- Larger-scale networking.

- of the 16 Salsa20 words be in registers? ust compiler to
- e register allocation.
- ads consecutive?
- ust compiler to
- instruction scheduling.
- FPU instead of stack?
- ust compiler to
- instruction selection.
- er CPUs,
- yvector instructions
- I for performance.

The big picture

28

CPUs are evolving farther and farther away from naive models of CPUs.

Minor optimization challenges:

- Pipelining.
- Superscalar processing.

Major optimization challenges:

- Vectorization.
- Many threads; many cores.
- The memory hierarchy; the ring; the mesh.
- Larger-scale parallelism.
- Larger-scale networking.



alsa20 words

- ers?
- ler to
- llocation.
- cutive?
- ler to
- on scheduling.
- ad of stack?
- ler to
- on selection.
- structions
- rmance.

The big picture

28

CPUs are evolving farther and farther away from naive models of CPUs.

Minor optimization challenges:

- Pipelining.
- Superscalar processing.

Major optimization challenges:

- Vectorization.
- Many threads; many cores.
- The memory hierarchy;
 - the ring; the mesh.
- Larger-scale parallelism.
- Larger-scale networking.

CPU design in a n



rds

28

ing.

k?

n.

The big picture

CPUs are evolving farther and farther away from naive models of CPUs.

Minor optimization challenges:

- Pipelining.
- Superscalar processing.

Major optimization challenges:

- Vectorization.
- Many threads; many cores.
- The memory hierarchy; the ring; the mesh.
- Larger-scale parallelism.
- Larger-scale networking.

 f_0 \wedge $\overline{\wedge}$ h_0

29

CPU design in a nutshell



The big picture

CPUs are evolving farther and farther away from naive models of CPUs.

Minor optimization challenges:

- Pipelining.
- Superscalar processing.

Major optimization challenges:

- Vectorization.
- Many threads; many cores.
- The memory hierarchy; the ring; the mesh.
- Larger-scale parallelism.
- Larger-scale networking.



29

of integers $f_0 + 2f_1$, $g_0 + 2g_1$.

picture

- e evolving ind farther away ve models of CPUs.
- ptimization challenges: ning.
- scalar processing.
- otimization challenges: rization.
- threads; many cores.
- emory hierarchy;
- ig; the mesh.
- -scale parallelism.
- -scale networking.

CPU design in a nutshell

29



Gates $\pi : a, b \mapsto 1 - ab$ computing product $h_0 + 2h_1 + 4h_2 + 8h_3$ of integers $f_0 + 2f_1$, $g_0 + 2g_1$.

Electrici percolat If *f*₀, *f*₁, then h_0 , a few m CPU design in a nutshell



- ' away
- of CPUs.
- n challenges:
- cessing.
- n challenges:
- nany cores.
- rarchy;
- sh.
- allelism.
- working.



Gates $\pi : a, b \mapsto 1 - ab$ computing product $h_0 + 2h_1 + 4h_2 + 8h_3$ of integers $f_0 + 2f_1, g_0 + 2g_1$.

Electricity takes ti percolate through If f_0 , f_1 , g_0 , g_1 are then h_0 , h_1 , h_2 , h_3 a few moments lat



Electricity takes time to percolate through wires and

If f_0 , f_1 , g_0 , g_1 are stable

then h_0 , h_1 , h_2 , h_3 are stable a few moments later.



Gates $\pi : a, b \mapsto 1 - ab$ computing product $h_0 + 2h_1 + 4h_2 + 8h_3$ of integers $f_0 + 2f_1$, $g_0 + 2g_1$.

30

Electricity takes time to percolate through wires and gates. If f_0 , f_1 , g_0 , g_1 are stable then h_0 , h_1 , h_2 , h_3 are stable a few moments later.

CPU design in a nutshell f_0 f_1 g_0 g_1 $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ $\overline{\wedge}$ h_0 h_1 *h*₃ h_2

Gates $\pi : a, b \mapsto 1 - ab$ computing product $h_0 + 2h_1 + 4h_2 + 8h_3$ of integers $f_0 + 2f_1$, $g_0 + 2g_1$.

30

Electricity takes time to If f_0 , f_1 , g_0 , g_1 are stable then h_0 , h_1 , h_2 , h_3 are stable a few moments later.

Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

percolate through wires and gates.

31

sign in a nutshell



: $a, b \mapsto 1 - ab$ computing $h_0 + 2h_1 + 4h_2 + 8h_3$ ers $f_0 + 2f_1$, $g_0 + 2g_1$.

Electricity takes time to percolate through wires and gates. If f_0 , f_1 , g_0 , g_1 are stable then h_0 , h_1 , h_2 , h_3 are stable a few moments later.

Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

30

Build cir 32-bit in given 4and 32-b





30

- ab computing + $4h_2 + 8h_3$ $\frac{1}{1}, g_0 + 2g_1$. Electricity takes time to percolate through wires and gates. If f_0 , f_1 , g_0 , g_1 are stable then h_0 , h_1 , h_2 , h_3 are stable a few moments later.

Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

Build circuit to co 32-bit integer *r_i* given 4-bit integer and 32-bit integers

register read

Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

puting h_3

[•

31



Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

31

Build circuit to compute 32-bit integer r_i given 4-bit integer i and 32-bit integers $r_0, r_1, ..., r_{15}$:

register read

32

Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

31

Build circuit to compute 32-bit integer r_i given 4-bit integer i and 32-bit integers $r_0, r_1, ..., r_{15}$:

register read

Build circuit for "register write": $r_0, \ldots, r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ where $r'_i = r_j$ except $r'_i = s$.



Build circuit with more gates to multiply (e.g.) 32-bit integers:



(Details omitted.)

31

Build circuit to compute 32-bit integer r_i given 4-bit integer i and 32-bit integers $r_0, r_1, ..., r_{15}$:

register read

Build circuit for "register write": $r_0, \ldots, r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ where $r'_i = r_j$ except $r'_i = s$. Build circuit for addition. Etc.


ty takes time to e through wires and gates. g_0, g_1 are stable h_1, h_2, h_3 are stable oments later.

cuit with more gates ply (e.g.) 32-bit integers:



omitted.)

Build circuit to compute 32-bit integer r_i given 4-bit integer *i* and 32-bit integers r_0, r_1, \ldots, r_{15} :

31



Build circuit for "register write": $r_0, \ldots, r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ where $r'_j = r_j$ except $r'_i = s$. Build circuit for addition. Etc.



me to

wires and gates.

31

- stable
- are stable
- ter.
- more gates 32-bit integers:

Build circuit to compute 32-bit integer r_i given 4-bit integer *i* and 32-bit integers r_0, r_1, \ldots, r_{15} :



Build circuit for "register write": $r_0, \ldots, r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ where $r'_j = r_j$ except $r'_i = s$. Build circuit for addition. Etc.



gates.

31

Build circuit to compute 32-bit integer r_i given 4-bit integer i and 32-bit integers $r_0, r_1, ..., r_{15}$:

S gers:



Build circuit for "register write": $r_0, \ldots, r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ where $r'_i = r_j$ except $r'_i = s$. Build circuit for addition. Etc.



Build circuit to compute 32-bit integer r_i given 4-bit integer i and 32-bit integers $r_0, r_1, ..., r_{15}$:



Build circuit for "register write": $r_0, \ldots, r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ where $r'_i = r_j$ except $r'_i = s$. Build circuit for addition. Etc.

 $r_0, \ldots, r_{15}, i, j, k \mapsto r'_0, \ldots, r'_{15}$ where $r'_{\ell} = r_{\ell}$ except $r'_i = r_i r_k$: register register read read register write





- cuit to compute
- teger r_i
- bit integer *i*
- oit integers $r_0, r_1, ..., r_{15}$:

ister ead

cuit for "register write": $r_{15}, s, i \mapsto r'_0, \ldots, r'_{15}$ $= r_i$ except $r'_i = s$. cuit for addition. Etc.

 $r_0, \ldots, r_{15}, i, j, k \mapsto r'_0, \ldots, r'_{15}$ where $r'_{\ell} = r_{\ell}$ except $r'_i = r_i r_k$:

register register read read





Add mo

33

More ari replace ("×", *i*,

("+", *i*,

mpute

i

s *r*₀, *r*₁, . . . , *r*₁₅:

32

register write": r'_0, \ldots, r'_{15} pt $r'_i = s$. dition. Etc.

$$r_{0}, \ldots, r_{15}, i, j, k \mapsto r'_{0}, \ldots, r'_{15}$$
where $r'_{\ell} = r_{\ell} \operatorname{except} r'_{i} = r_{j}r_{k}$

$$register read read$$

$$read$$

$$read$$

$$register write$$

Add more flexibilit More arithmetic: replace (i, j, k) with $(``\times'', i, j, k)$ and (``+'', i, j, k) and r

³²
,
$$r_{15}$$
:
ite":
 r_{15} :
 r_{15

More arithmetic:

replace (i, j, k) with

$(``\times", i, j, k)$ and

("+", i, j, k) and more optio

$$r_0, \ldots, r_{15}, i, j, k \mapsto r'_0, \ldots, r'_{15}$$

where $r'_{\ell} = r_{\ell}$ except $r'_i = r_j r_k$:



33

Add more flexibility.

More arithmetic: replace (i, j, k) with $(``\times'', i, j, k)$ and ("+", i, j, k) and more options.

$$r_{0}, \ldots, r_{15}, i, j, k \mapsto r'_{0}, \ldots, r'_{15}$$
where $r'_{\ell} = r_{\ell}$ except $r'_{i} = r_{j}r_{k}$:
$$register read read$$

$$read$$

$$register register regist$$

33

More arithmetic: replace (i, j, k) with $(``\times", i, j, k)$ and ("+", i, j, k) and more options.

"Instruction fetch": $p \mapsto o_p, i_p, j_p, k_p, p'.$

$$r_{0}, \ldots, r_{15}, i, j, k \mapsto r'_{0}, \ldots, r'_{15}$$
where $r'_{\ell} = r_{\ell}$ except $r'_{i} = r_{j}r_{k}$:
$$register read read$$

$$read$$

$$register register write$$

33

More arithmetic: replace (i, j, k) with $(``\times", i, j, k)$ and ("+", i, j, k) and more options.

"Instruction fetch": $p \mapsto o_p, i_p, j_p, k_p, p'$.

"Instruction decode": decompression of compressed format for o_p , i_p , j_p , k_p , p'.

$$r_{0}, \ldots, r_{15}, i, j, k \mapsto r'_{0}, \ldots, r'_{15}$$
where $r'_{\ell} = r_{\ell}$ except $r'_{i} = r_{j}r_{k}$:

register read

read

register

register

register

write

33

 r'_{15}

More arithmetic: replace (i, j, k) with $(``\times'', i, j, k)$ and ("+", i, j, k) and more options.

"Instruction fetch": $p \mapsto o_p, i_p, j_p, k_p, p'$.

"Instruction decode": decompression of compressed format for o_p , i_p , j_p , k_p , p'.

More (but slower) storage: "load" from and "store" to larger "RAM" arrays.

$$r_{15}, i, j, k \mapsto r'_0, \dots, r'_{15}$$

= r_ℓ except $r'_i = r_j r_k$:

terregister d read register write

Add more flexibility.

33

More arithmetic: replace (*i*, *j*, *k*) with $(``\times'', i, j, k)$ and ("+", i, j, k) and more options.

"Instruction fetch": $p\mapsto o_p, i_p, j_p, k_p, p'.$

"Instruction decode": decompression of compressed format for o_p , i_p , j_p , k_p , p'.

More (but slower) storage: "load" from and "store" to larger "RAM" arrays.

34

Build "f storing (Hook (p flip-flops Hook ou into the At each flip-flops with the Clock ne for elect all the w from flip

 $\rightarrow r'_0, \ldots, r'_{15}$ pt $r'_i = r_i r_k$: gister ead r

Add more flexibility.

33

More arithmetic: replace (*i*, *j*, *k*) with $(``\times", i, j, k)$ and ("+", i, j, k) and more options. "Instruction fetch": $p \mapsto o_p, i_p, j_p, k_p, p'$. "Instruction decode": decompression of compressed format for o_p , i_p , j_p , k_p , p'. More (but slower) storage: "load" from and "store" to larger "RAM" arrays.

Build "flip-flops" storing $(p, r_0, \ldots,$ Hook $(p, r_0, ..., r_1)$ flip-flops into circi Hook outputs (p',into the same flip-At each "clock tic flip-flops are overv with the outputs. Clock needs to be for electricity to p all the way throug from flip-flops to f / 15 r_k : 33

Add more flexibility.

More arithmetic: replace (*i*, *j*, *k*) with $(``\times'', i, j, k)$ and ("+", i, j, k) and more options.

"Instruction fetch": $p \mapsto o_p, i_p, j_p, k_p, p'$.

"Instruction decode": decompression of compressed format for o_p , i_p , j_p , k_p , p'.

More (but slower) storage: "load" from and "store" to larger "RAM" arrays.

34

Build "flip-flops" storing $(p, r_0, ..., r_{15})$.

- Hook $(p, r_0, ..., r_{15})$
- flip-flops into circuit inputs.
- Hook outputs $(p', r'_0, ..., r'_{1^{r}})$ into the same flip-flops.
- At each "clock tick",
- flip-flops are overwritten
- with the outputs.

Clock needs to be slow enou for electricity to percolate all the way through the circ from flip-flops to flip-flops.

More arithmetic: replace (*i*, *j*, *k*) with $(``\times", i, j, k)$ and ("+", i, j, k) and more options.

"Instruction fetch": $p \mapsto o_p, i_p, j_p, k_p, p'$.

"Instruction decode": decompression of compressed format for o_p , i_p , j_p , k_p , p'.

More (but slower) storage: "load" from and "store" to larger "RAM" arrays.

34

Build "flip-flops" storing $(p, r_0, ..., r_{15})$.

Hook $(p, r_0, ..., r_{15})$ flip-flops into circuit inputs.

Hook outputs $(p', r'_0, ..., r'_{15})$ into the same flip-flops.

At each "clock tick", flip-flops are overwritten with the outputs.

Clock needs to be slow enough for electricity to percolate all the way through the circuit, from flip-flops to flip-flops.

re flexibility.

thmetic:

(i, j, k) with

j, k) and

j, k) and more options.

tion fetch": i_p, j_p, k_p, p' .

tion decode": ression of compressed or o_p , i_p , j_p , k_p , p'.

ut slower) storage: rom and "store" to RAM" arrays. Build "flip-flops" storing (p, r_0, \ldots, r_{15}) .

Hook (p, r_0, \ldots, r_{15}) flip-flops into circuit inputs.

Hook outputs $(p', r'_0, \ldots, r'_{15})$ into the same flip-flops.

At each "clock tick", flip-flops are overwritten with the outputs.

Clock needs to be slow enough for electricity to percolate all the way through the circuit, from flip-flops to flip-flops.



ch

nore options.

': o'.

le":

compressed $_{p}, k_{p}, p'$.

storage: 'store'' to

ays.

34

Build "flip-flops" storing (p, r_0, \ldots, r_{15}) .

Hook (p, r_0, \ldots, r_{15}) flip-flops into circuit inputs.

Hook outputs $(p', r'_0, \ldots, r'_{15})$ into the same flip-flops.

At each "clock tick", flip-flops are overwritten with the outputs.

Clock needs to be slow enough for electricity to percolate all the way through the circuit, from flip-flops to flip-flops.



Further flexibility i e.g., rotation instr

```
ns.
```

d

34

Build "flip-flops" storing $(p, r_0, ..., r_{15})$. Hook $(p, r_0, ..., r_{15})$ flip-flops into circuit inputs. Hook outputs $(p', r'_0, ..., r'_{15})$ into the same flip-flops.

At each "clock tick", flip-flops are overwritten with the outputs.

Clock needs to be slow enough for electricity to percolate all the way through the circuit, from flip-flops to flip-flops.



35

Build "flip-flops" storing $(p, r_0, ..., r_{15})$.

Hook $(p, r_0, ..., r_{15})$ flip-flops into circuit inputs.

Hook outputs $(p', r'_0, ..., r'_{15})$ into the same flip-flops.

At each "clock tick", flip-flops are overwritten with the outputs.

Clock needs to be slow enough for electricity to percolate all the way through the circuit, from flip-flops to flip-flops.



35



lip-flops"

- $(p, r_0, \ldots, r_{15}).$
- (r_0, \ldots, r_{15})
- s into circuit inputs.
- itputs $(p', r'_0, ..., r'_{15})$ same flip-flops.
- "clock tick",
- are overwritten
- outputs.
- eds to be slow enough ricity to percolate vay through the circuit, -flops to flip-flops.

Now have semi-flexible CPU:

35





35

 $r_{15}).$

.5) Jit inputs.

 r'_0, \ldots, r'_{15}) flops.

k",

vritten

slow enough

ercolate

h the circuit,

lip-flops.









Now have semi-flexible CPU:





ıgh

;)

uit,



Now have semi-flexible CPU:

36







flexibility is useful: ation instructions. "Pipelining" allows faster clock:

36



37 Goal: St one tick Instructi stage 1 reads ne feeds p'stage 2 After ne instructi stage 3 uncomp while ins reads an stage 4 Some ex Also ext stage 5 preserve

e.g., sta



36

"Pipelining" allows faster clock:



s useful:

uctions.

Goal: Stage *n* har one tick after stag

Instruction fetch reads next instruct feeds p' back, sen

After next clock ti instruction decode

uncompresses this

while instruction f reads another inst

Some extra flip-flc

Also extra area to

preserve instructio

e.g., stall on read-



"Pipelining" allows faster clock:



37

- while instruction fetch
- reads another instruction.
- Some extra flip-flop area.
- Also extra area to
- preserve instruction semantic
- e.g., stall on read-after-write

Goal: Stage n handles instruon one tick after stage n - 1.

- Instruction fetch
- reads next instruction,
- feeds p' back, sends instruct
- After next clock tick,
- instruction decode
- uncompresses this instructio

"Pipelining" allows faster clock:



Goal: Stage *n* handles instruction one tick after stage n-1. Instruction fetch reads next instruction, feeds p' back, sends instruction. After next clock tick, instruction decode uncompresses this instruction, while instruction fetch reads another instruction. Some extra flip-flop area. Also extra area to preserve instruction semantics: e.g., stall on read-after-write.

	37				
ng" allows faster clock:	G	Goal: Stage <i>n</i> handles instrue			
o-flops	or	ne tick after stage $n-1$.			
insn Fetch	ln re	struction fetch ads next instruction,			
insn stage 2	fe	eds p' back, sends instruction			
ecode	A	fter next clock tick,			
orragistor	in	struction decode			
read stage 3	ur	ncompresses this instruction			
o-flops	W	hile instruction fetch			
stage 4	re	ads another instruction.			
2-flops	So	ome extra flip-flop area.			
gistor	A	lso extra area to			
write stage 5	pr	eserve instruction semantics			
	e.	g., stall on read-after-write.			

38

ruction

ction.

ion,

tics:

"Superse

d registerre read

re

37 s faster clock:	Goal: Stage n handles instruction one tick after stage $n - 1$.
stage 1	Instruction fetch reads next instruction,
stage 2	feeds p' back, sends instruction.
	After next clock tick,
ctago ?	instruction decode
Stage J	while instruction fetch
stage 4	reads another instruction.
	Some extra flip-flop area.
ctoro F	Also extra area to
stage 5	preserve instruction semantics:
	e.g., stall on read-after-write.



ock:	37	Goal: Stage n handles instruction one tick after stage $n - 1$.	38	"Super
e 1		Instruction fetch reads next instruction,		
e 2		feeds p' back, sends instruction. After next clock tick,		
e 3		instruction decode uncompresses this instruction, while instruction fetch		register read
e 4		reads another instruction.		
2 5		Also extra area to preserve instruction semantics: e.g., stall on read-after-write.		





Goal: Stage *n* handles instruction one tick after stage n-1.

38

Instruction fetch reads next instruction, feeds p' back, sends instruction.

After next clock tick, instruction decode uncompresses this instruction, while instruction fetch reads another instruction.

Some extra flip-flop area. Also extra area to preserve instruction semantics: e.g., stall on read-after-write.



- tage n handles instruction after stage n 1.
- on fetch
- xt instruction,
- back, sends instruction.
- xt clock tick,
- on decode
- resses this instruction,
- struction fetch
- other instruction.
- tra flip-flop area.
- ra area to
- instruction semantics:
- Il on read-after-write.

"Superscalar" processing:

38



"Vector" Expand into *n*-ve ARM "N Intel "A Intel "A GPUs ha

dles instruction n = 1.

38

tion,

ds instruction.

ck,

1

instruction,

etch

ruction.

p area.

n semantics: after-write.









into *n*-vector of 32-bit integ Intel "AVX-512" has n = 16

"Superscalar" processing:

		flip-flops					
		in fet	sn ch	insn fetch			
		flip-flops					
		insn insn decode decode					
		flip-flops					
regi rea	ster ad	register read		register read		regi rea	ster ad
flip-flops							
				\langle			
flip-flops						I	
		regi wr	ster ite	regi wr	ster ite		

39

"Vector" processing:

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger *n*.

"Superscalar" processing:

		1	flip-1				
		in fet	sn ch	in: fet	sn ch		
		flip-flo			5		
		in dec	sn ode	in dec	sn ode		
		1	flip-1	flops	5		
regi rea	ster ad	register read		register read		regi re	ster ad
flip-flops							
				\langle			
		-	flip-1	flops	5		I
		regi wr	ster ite	regi wr	ster ite		

39

"Vector" processing:

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger n. $n \times$ speedup if $n \times$ arithmetic circuits, $n \times$ read/write circuits.

Benefit: Amortizes insn circuits.
"Superscalar" processing:

		1	flip-1	flops	5		
		in fet	sn ch	in fet	sn ch		
		1	flip-1	flops	5		
		in dec	sn ode	in dec	sn ode		
		1	flip-1	flops	5		
regi rea	ster ad	regi re	ster ad	regi re	ster ad	regi re	ster ad
		-	flip-1	flops	5		
				\langle			
		1	flip-1	flops	5		I
		regi wr	ster ite	regi wr	ster ite		

39

"Vector" processing:

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger n. $n \times$ speedup if $n \times$ arithmetic circuits,

 $n \times$ read/write circuits.

Benefit: Amortizes insn circuits.

Huge effect on higher-level algorithms and data structures.

calar" processing:



"Vector" processing:

39

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger n.

 $n \times$ speedup if $n \times$ arithmetic circuits, $n \times$ read/write circuits. Benefit: Amortizes insn circuits.

Huge effect on higher-level algorithms and data structures.

40

Network

How exp

- Input: a
- Each nu
- represen
- Output:
- in increa
- represen
- same mi





39

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger *n*.

n× speedup if
n× arithmetic circuits,
n× read/write circuits.
Benefit: Amortizes insn circuits.

Huge effect on higher-level algorithms and data structures.

Network on chip:

How expensive is s

Input: array of n r Each number in $\{$

represented in bina

Output: array of *i* in increasing order represented in bina same multiset as i

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger n.

 $n \times$ speedup if $n \times$ arithmetic circuits, $n \times$ read/write circuits. Benefit: Amortizes insn circuits.

Huge effect on higher-level algorithms and data structures.

Network on chip: the mesh

40

Input: array of *n* numbers. Each number in $\{1, 2, \ldots, n\}$ represented in binary.

Output: array of *n* numbers in increasing order, represented in binary; same multiset as input.

How expensive is sorting?

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger *n*.

 $n \times$ speedup if

 $n \times$ arithmetic circuits,

 $n \times$ read/write circuits.

Benefit: Amortizes insn circuits.

Huge effect on higher-level algorithms and data structures. 40

Network on chip: the mesh

How expensive is sorting?

Input: array of *n* numbers. Each number in $\{1, 2, ..., n^2\}$, represented in binary.

Output: array of *n* numbers, in increasing order, represented in binary; same multiset as input.

Expand each 32-bit integer into *n*-vector of 32-bit integers. ARM "NEON" has n = 4; Intel "AVX2" has n = 8; Intel "AVX-512" has n = 16; GPUs have larger *n*.

 $n \times$ speedup if

 $n \times$ arithmetic circuits,

 $n \times$ read/write circuits.

Benefit: Amortizes insn circuits.

Huge effect on higher-level algorithms and data structures. 40

Network on chip: the mesh

How expensive is sorting?

Input: array of *n* numbers. Each number in $\{1, 2, ..., n^2\}$, represented in binary.

Output: array of *n* numbers, in increasing order, represented in binary; same multiset as input.

Metric: seconds used by circuit of area $n^{1+o(1)}$.

For simplicity assume $n = 4^k$.

' processing:

each 32-bit integer ector of 32-bit integers. JEON" has n = 4; VX2'' has n = 8;√X-512" has *n* = 16; ave larger n.

- dup if
- metic circuits,
- /write circuits.
- Amortizes insn circuits.

fect on higher-level ns and data structures.

40

Network on chip: the mesh How expensive is sorting? Input: array of *n* numbers. Each number in $\{1, 2, ..., n^2\}$, represented in binary. Output: array of *n* numbers, in increasing order, represented in binary; same multiset as input.

Metric: seconds used by circuit of area $n^{1+o(1)}$.

For simplicity assume $n = 4^k$.

Spread a square n each of with nea



ng:

it integer

2-bit integers.

40

s *n* = 4;

n = 8;

has n = 16;

п.

uits,

cuits.

s insn circuits.

cher-level

ta structures.

Network on chip: the mesh

How expensive is sorting?

Input: array of *n* numbers. Each number in $\{1, 2, ..., n^2\}$, represented in binary.

Output: array of *n* numbers, in increasing order, represented in binary; same multiset as input.

Metric: seconds used by circuit of area $n^{1+o(1)}$.

For simplicity assume $n = 4^k$.

Spread array across square mesh of n seach of area $n^{o(1)}$ with near-neighbor



40

Network on chip: the mesh

How expensive is sorting?

Input: array of *n* numbers. Each number in $\{1, 2, ..., n^2\}$, represented in binary.

Output: array of *n* numbers, in increasing order, represented in binary; same multiset as input.

Metric: seconds used by circuit of area $n^{1+o(1)}$.

For simplicity assume $n = 4^k$.

Spread array across square mesh of *n* small cells each of area $n^{o(1)}$, with near-neighbor wiring:

41



res.

uits.

ers.

Network on chip: the mesh

How expensive is sorting?

Input: array of *n* numbers. Each number in $\{1, 2, ..., n^2\}$, represented in binary.

Output: array of *n* numbers, in increasing order, represented in binary; same multiset as input.

Metric: seconds used by circuit of area $n^{1+o(1)}$

For simplicity assume $n = 4^k$.

41

Spread array across square mesh of *n* small cells, each of area $n^{o(1)}$, with near-neighbor wiring:



on chip: the mesh

pensive is sorting?

rray of *n* numbers. mber in $\{1, 2, ..., n^2\}$, ted in binary.

array of *n* numbers, sing order,

ted in binary;

ultiset as input.

seconds used by f area $n^{1+o(1)}$.

plicity assume $n = 4^k$.



41

Sort row in $n^{0.5+6}$ • Sort e 314 131 • Sort a 1 <u>3 1</u> 113

42

• Repea equals

<u>the mesh</u>

41

sorting?

numbers.

 $1, 2, \ldots, n^2 \},$

ary.

numbers, ,

ary;

nput.

sed by o(1)

me $n = 4^k$.

Spread array across square mesh of *n* small cells, each of area $n^{o(1)}$, with near-neighbor wiring:



Sort row of $n^{0.5}$ ce in $n^{0.5+o(1)}$ second

- Sort each pair in
 <u>31415926</u>
 13145926
- Sort alternate part of 1 3 1 4 5 9 2 6
 1 1 3 4 5 2 9 6
- Repeat until nur equals row lengt

Spread array across square mesh of *n* small cells, each of area $n^{o(1)}$,

41

2 },

K

with near-neighbor wiring:



Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

- Sort each pair in parallel. $3\ 1\ 4\ 1\ 5\ 9\ 2\ 6\mapsto$
- 13145926
- Sort alternate pairs in para $1 \underline{31} \underline{45} \underline{92} 6 \mapsto$ 11345296

42

• Repeat until number of st equals row length.

Spread array across square mesh of *n* small cells, each of area $n^{o(1)}$,

with near-neighbor wiring:



Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

- Sort each pair in parallel. $\underline{3\ 1}\ \underline{4\ 1}\ \underline{5\ 9}\ \underline{2\ 6} \mapsto$ 13145926
- Sort alternate pairs in parallel. $1 \underline{3} \underline{1} \underline{4} \underline{5} \underline{9} \underline{2} 6 \mapsto$ 11345296
- Repeat until number of steps equals row length.

Spread array across square mesh of *n* small cells, each of area $n^{o(1)}$,

with near-neighbor wiring:



Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

42

- Sort each pair in parallel. $3\ 1\ 4\ 1\ 5\ 9\ 2\ 6\mapsto$ 13145926
- Sort alternate pairs in parallel. $1 \underline{3} \underline{1} \underline{4} \underline{5} \underline{9} \underline{2} 6 \mapsto$ 11345296
- Repeat until number of steps equals row length.

Sort *each* row, in parallel, in a *total* of $n^{0.5+o(1)}$ seconds.

- array across
- nesh of *n* small cells, area $n^{o(1)}$,
- r-neighbor wiring:



Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

42

- Sort each pair in parallel. $\underline{31} \underline{41} \underline{59} \underline{26} \mapsto$ 13145926
- Sort alternate pairs in parallel. $1 \underline{3} \underline{1} \underline{4} \underline{5} \underline{9} \underline{2} 6 \mapsto$ 1 1 3 4 5 2 9 6
- Repeat until number of steps equals row length.

Sort *each* row, in parallel, in a *total* of $n^{0.5+o(1)}$ seconds.

- Sort all in $n^{0.5+6}$
- Recurs
 - in para
- Sort e
- Sort e
- Sort e
- Sort e
- With pro left-to-ri for each that this

S

small cells,

- r wiring:



Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

42

- Sort each pair in parallel. $\underline{31} \underline{41} \underline{59} \underline{26} \mapsto$ 1 3 1 4 5 9 2 6
- Sort alternate pairs in parallel. $1 \underline{31} \underline{45} \underline{92} 6 \mapsto$ 1 1 3 4 5 2 9 6
- Repeat until number of steps equals row length.

Sort *each* row, in parallel, in a *total* of $n^{0.5+o(1)}$ seconds.

Sort all *n* cells in $n^{0.5+o(1)}$ second

- Recursively sort in parallel, if n >
- Sort each colum
- Sort each row in
- Sort each colum
- Sort each row in

With proper choic left-to-right/rightfor each row, can that this sorts who

Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

42

- Sort each pair in parallel. $\underline{31} \underline{41} \underline{59} \underline{26} \mapsto$ 13145926
- Sort alternate pairs in parallel. $1 \underline{31} \underline{45} \underline{92} 6 \mapsto$ 1 1 3 4 5 2 9 6
- Repeat until number of steps equals row length.

Sort *each* row, in parallel, in a *total* of $n^{0.5+o(1)}$ seconds.

43

- Recursively sort quadrants in parallel, if n > 1.
- Sort each column in parall
- Sort each row in parallel.
- Sort each column in parall
- Sort each row in parallel.
- With proper choice of
- for each row, can prove
- that this sorts whole array.

Sort all *n* cells in $n^{0.5+o(1)}$ seconds:

left-to-right/right-to-left

Sort row of $n^{0.5}$ cells in $n^{0.5+o(1)}$ seconds:

- Sort each pair in parallel. $\underline{31} \underline{41} \underline{59} \underline{26} \mapsto$ 13145926
- Sort alternate pairs in parallel. $1 \underline{3} \underline{1} \underline{4} \underline{5} \underline{9} \underline{2} 6 \mapsto$ 11345296
- Repeat until number of steps equals row length.

Sort *each* row, in parallel, in a *total* of $n^{0.5+o(1)}$ seconds. 43

Sort all *n* cells in $n^{0.5+o(1)}$ seconds:

- Recursively sort quadrants
 - in parallel, if n > 1.
- Sort each column in parallel.
- Sort each row in parallel.
- Sort each column in parallel.
- Sort each row in parallel.

With proper choice of left-to-right/right-to-left for each row, can prove that this sorts whole array.

```
of n^{0.5} cells
o^{(1)} seconds:
```

- ach pair in parallel. $\underline{1} \ \underline{5} \ \underline{9} \ \underline{2} \ \underline{6} \mapsto$ 45926
- Iternate pairs in parallel. $\underline{45} \ \underline{92} \ 6 \mapsto$ 45296
- t until number of steps row length.
- h row, in parallel, al of $n^{0.5+o(1)}$ seconds.

Sort all *n* cells in $n^{0.5+o(1)}$ seconds:

43

- Recursively sort quadrants in parallel, if n > 1.
- Sort each column in parallel.
- Sort each row in parallel.
- Sort each column in parallel.
- Sort each row in parallel.

With proper choice of left-to-right/right-to-left for each row, can prove that this sorts whole array.

	For	ex	ar
I	this	8	\times
	3	1	Z
	5	3	L
	2	3	8
	3	3	8
	0	2	8
	1	6	Ç
	5	1	C
	7	4	ç

ells

- ds:
- n parallel.
- \mapsto
- airs in parallel.
- \mapsto
- mber of steps h.
- parallel, ^{o(1)} seconds.

Sort all *n* cells in $n^{0.5+o(1)}$ seconds:

43

- Recursively sort quadrants in parallel, if n > 1.
- Sort each column in parallel.
- Sort each row in parallel.
- Sort each column in parallel.
- Sort each row in parallel.

With proper choice of left-to-right/right-to-left for each row, can prove that this sorts whole array.

For example, assumption 8×8 array is

	1 3 3	4 5 8 8	1 8 4 3	5 9 6 2	9 7 2 7
5	3	5	8	9	7
2	3	8	4	6	2
3	3	8	3	2	7
0	2	8	8	4	1
1	6	9	3	9	9
5	1	0	5	8	2
7	4	9	4	4	5

```
Sort all n cells
in n^{0.5+o(1)} seconds:
```

- Recursively sort quadrants in parallel, if n > 1.
- Sort each column in parallel.
- Sort each row in parallel.
- Sort each column in parallel.
- Sort each row in parallel.

With proper choice of left-to-right/right-to-left for each row, can prove that this sorts whole array.

7

4

44

allel.

43

eps

ds.

For example, assume that

1	5	9	2	6
8	9	7	9	3
4	6	2	6	4
3	2	7	9	5
8	4	1	9	7
3	9	9	3	7
5	8	2	0	9
4	4	5	9	2
	1 8 4 3 8 3 5 4	1589463284395844	159897462327841399582445	15928979462632798419399358204459

Sort all *n* cells in $n^{0.5+o(1)}$ seconds:

- Recursively sort quadrants in parallel, if n > 1.
- Sort each column in parallel.
- Sort each row in parallel.
- Sort each column in parallel.
- Sort each row in parallel.

With proper choice of left-to-right/right-to-left for each row, can prove that this sorts whole array.

For example, assume that this 8×8 array is in cells: 3 1 4 1 5

5	3	5	8	9
2	3	8	4	6
3	3	8	3	2
0	2	8	8	4
1	6	9	3	9
5	1	0	5	8
7	4	9	4	4

9	2	6
7	9	3
2	6	4
7	9	5
1	9	7
9	3	7
2	0	9
5	9	2

- *n* cells ⁽¹⁾ seconds:
- sively sort quadrants
- allel, if n > 1.
- ach column in parallel.
- ach row in parallel.
- ach column in parallel.
- ach row in parallel.
- oper choice of
- ght/right-to-left
- row, can prove
- s sorts whole array.

For example, assume that this 8×8 array is in cells:



Rec top	urs \rightarrow	i∨ , ∣
1	1	2
3	3	(\mathbf{r})
3	4	Z
5	8	8
1	1	(
4	4	
7	6	ר ג
9	9	8

ds:

quadrants

44

> 1.

n in parallel.

parallel.

n in parallel.

parallel.

e of

to-left

prove

ole array.

For example, assume that this 8×8 array is in cells:

$\begin{array}{cccccccccccccccccccccccccccccccccccc$								
5 3 5 8 9 7 9 3 2 3 8 4 6 2 6 4 3 3 8 3 2 7 9 5 0 2 8 8 4 1 9 7 1 6 9 3 9 9 3 7 5 1 0 5 8 2 0 9	3	1	4	1	5	9	2	6
2 3 8 4 6 2 6 4 3 3 8 3 2 7 9 5 0 2 8 8 4 1 9 7 1 6 9 3 9 9 3 7 5 1 0 5 8 2 0 9	5	3	5	8	9	7	9	3
3 3 8 3 2 7 9 5 0 2 8 8 4 1 9 7 1 6 9 3 9 9 3 7 5 1 0 5 8 2 0 0	2	3	8	4	6	2	6	4
0 2 8 8 4 1 9 7 1 6 9 3 9 9 3 7 5 1 0 5 8 2 0 9	3	3	8	3	2	7	9	5
1 6 9 3 9 9 3 7 5 1 0 5 8 2 0 9	0	2	8	8	4	1	9	7
5 1 0 5 8 2 0 9	1	6	9	3	9	9	3	7
	5	1	0	5	8	2	0	9
7 4 9 4 4 5 9 2	7	4	9	4	4	5	9	2

Recursively sort qu top \rightarrow , bottom \leftarrow

1	1	2	3	2	2
3	3	3	3	4	5
3	4	4	5	6	6
5	8	8	8	9	9
1	1	0	0	2	2
4	4	3	2	5	4
7	6	5	5	9	8
9	9	8	8	9	9

For example, assume that this 8×8 array is in cells:

3	1	4	1	5	9	2	6
5	3	5	8	9	7	9	3
2	3	8	4	6	2	6	4
3	3	8	3	2	7	9	5
0	2	8	8	4	1	9	7
1	6	9	3	9	9	3	7
5	1	0	5	8	2	0	9
7	4	9	4	4	5	9	2

el.

el.

Recursively sort quadrants, top \rightarrow , bottom \leftarrow :

2	3	2	2	2	3
3	3	4	5	5	6
4	5	6	6	7	7
8	8	9	9	9	9
0	0	2	2	1	0
3	2	5	4	4	3
5	5	9	8	7	7
8	8	9	9	9	9

For example, assume that this 8×8 array is in cells:

3	1	4	1	5	9	2	6
5	3	5	8	9	7	9	3
2	3	8	4	6	2	6	4
3	3	8	3	2	7	9	5
0	2	8	8	4	1	9	7
1	6	9	3	9	9	3	7
5	1	0	5	8	2	0	9
7	4	9	4	4	5	9	2

2	2	З
5	5	6
6	7	7
9	9	9
2	1	0
4	4	3
8	7	7
9	9	9

nple, assume that 8 array is in cells:

-	1	5	9	2	6
)	8	9	7	9	3
3	4	6	2	6	4
3	3	2	7	9	5
3	8	4	1	9	7
)	3	9	9	3	7
)	5	8	2	0	9
)	4	4	5	9	2

Recursively sort quadrants, top \rightarrow , bottom \leftarrow :

45

1	1	2	3	2	2	2	3
3	3	3	3	4	5	5	6
3	4	4	5	6	6	7	7
5	8	8	8	9	9	9	9
1	1	0	0	2	2	1	0
4	4	3	2	5	4	4	3
7	6	5	5	9	8	7	7
9	9	8	8	9	9	9	9

Sort eac

1	1	(
1	1	2
3	3	(")
3	4	(")
4	4	Ζ
5	6	Г)
7	8	8
9	9	8

me that in cells:



Recursively sort quadrants,

top \rightarrow , bottom \leftarrow :

45

1	1	2	3	2	2	2	3
3	3	3	3	4	5	5	6
3	4	4	5	6	6	7	7
5	8	8	8	9	9	9	9
1	1	0	0	2	2	1	0
4	4	3	2	5	4	4	3
7	6	5	5	9	8	7	7
9	9	8	8	9	9	9	9

Sort each column in parallel:

1	1	0	0	2	2
1	1	2	2	2	2
3	3	3	3	4	4
3	4	3	3	5	5
4	4	4	5	6	6
5	6	5	5	9	8
7	8	8	8	9	9
9	9	8	8	9	9

Recursively sort quadrants, top \rightarrow , bottom \leftarrow :

1	1	2	3	2	2	2	3
3	3	3	3	4	5	5	6
3	4	4	5	6	6	7	7
5	8	8	8	9	9	9	9
1	1	0	0	2	2	1	0
4	4	3	2	5	4	4	3
7	6	5	5	9	8	7	7
9	9	8	8	9	9	9	9

in parallel:

46



45

Sort each column

0	0	2	2	1	0
2	2	2	2	2	3
3	3	4	4	4	3
3	3	5	5	5	6
4	5	6	6	7	7
5	5	9	8	7	7
8	8	9	9	9	9
8	8	9	9	9	9

Recursively sort quadrants, top \rightarrow , bottom \leftarrow :

Sort each column in parallel:

1	1	0	0	2	2	1	0
1	1	0	0	1	1	-	0
T	T	2	2	2	2	2	3
3	3	3	3	4	4	4	3
3	4	3	3	5	5	5	6
4	4	4	5	6	6	7	7
5	6	5	5	9	8	7	7
7	8	8	8	9	9	9	9
9	9	8	8	9	9	9	9

ely sort quadrants, bottom \leftarrow :

2	3	2	2	2	3
3	3	4	5	5	6
ŀ	5	6	6	7	7
3	8	9	9	9	9
)	0	2	2	1	0
3	2	5	4	4	3
•	5	9	8	7	7
3	8	9	9	9	9

Sort each column in parallel:

46

1	1	0	0	2	2	1	0
1	1	2	2	2	2	2	3
3	3	3	3	4	4	4	3
3	4	3	3	5	5	5	6
4	4	4	5	6	6	7	7
5	6	5	5	9	8	7	7
7	8	8	8	9	9	9	9
9	9	8	8	9	9	9	9

Sort eac

0	0	(
3	2	2
3	3	
6	5	5
4	4	Z
9	8	7
7	8	8
9	9	Ç

uadrants,

•



Sort each column in parallel:

46

1	1	0	0	2	2	1	0
1	1	2	2	2	2	2	3
3	3	3	3	4	4	4	3
3	4	3	3	5	5	5	6
4	4	4	5	6	6	7	7
5	6	5	5	9	8	7	7
7	8	8	8	9	9	9	9
9	9	8	8	9	9	9	9

Sort each row in particular strength set of the set of

0	0	0	1	1	1
3	2	2	2	2	2
3	3	3	3	3	4
6	5	5	5	4	3
4	4	4	5	6	6
9	8	7	7	6	5
7	8	8	8	9	9
9	9	9	9	9	9

Sort each column in parallel:

1	1	0	0	2	2	1	0
1	1	2	2	2	2	2	3
3	3	3	3	4	4	4	3
3	4	3	3	5	5	5	6
4	4	4	5	6	6	7	7
5	6	5	5	9	8	7	7
7	8	8	8	9	9	9	9
9	9	8	8	9	9	9	9

Sort each row in parallel

Son each row in parallel,									
alte	alternately \leftarrow , \rightarrow :								
0	0	0	1	1	1	2	2		
3	2	2	2	2	2	1	1		
3	3	3	3	3	4	4	4		
6	5	5	5	4	3	3	3		
4	4	4	5	6	6	7	7		
9	8	7	7	6	5	5	5		
7	8	8	8	9	9	9	9		
9	9	9	9	9	9	8	8		

Sort each column in parallel:

1	1	0	0	2	2	1	0
1	1	2	2	2	2	2	3
3	3	3	3	4	4	4	3
3	4	3	3	5	5	5	6
4	4	4	5	6	6	7	7
5	6	5	5	9	8	7	7
7	8	8	8	9	9	9	9
9	9	8	8	9	9	9	9

47

Sort each row in parallel, alternately \leftarrow , \rightarrow :

0	0	0	1	1	1	2	2
3	2	2	2	2	2	1	1
3	3	3	3	3	4	4	4
6	5	5	5	4	3	3	3
4	4	4	5	6	6	7	7
9	8	7	7	6	5	5	5
7	8	8	8	9	9	9	9
9	9	9	9	9	9	8	8

h column

el:

)	0	2	2	1	0
)	2	2	2	2	3
3	3	4	4	4	3
3	3	5	5	5	6
ŀ	5	6	6	7	7
-	5	9	8	7	7
3	8	9	9	9	9
3	8	9	9	9	9

Sort each row in parallel, alternately \leftarrow , \rightarrow :

0	0	0	1	1	1	2	2
3	2	2	2	2	2	1	1
3	3	3	3	3	4	4	4
6	5	5	5	4	3	3	3
4	4	4	5	6	6	7	7
9	8	7	7	6	5	5	5
7	8	8	8	9	9	9	9
9	9	9	9	9	9	8	8

47

Sort eac

0	0	C
3	2	2
3	3	(")
4	4	Z
6	5	L)
7	8	7
9	8	8
9	9	Ç
Sort each row in parallel,

alternately \leftarrow , \rightarrow :

0	0	0	1	1	1	2	2
3	2	2	2	2	2	1	1
3	3	3	3	3	4	4	4
6	5	5	5	4	3	3	3
4	4	4	5	6	6	7	7
9	8	7	7	6	5	5	5
9 7	8	7 8	7 8	6 9	5 9	5 9	5 9

Sort each column in parallel:

		_			
0	0	0	1	1	1
3	2	2	2	2	2
3	3	3	3	3	3
4	4	4	5	4	4
6	5	5	5	6	5
7	8	7	7	6	6
9	8	8	8	9	9
9	9	9	9	9	9

Sort each row in parallel, alternately \leftarrow , \rightarrow :

47

in parallel:

48



Sort each column

0	1	1	1	1	1
2	2	2	2	2	2
3	3	3	3	3	3
4	5	4	4	4	4
5	5	6	5	5	5
7	7	6	6	7	7
8	8	9	9	8	8
9	9	9	9	9	9

Sort each row in parallel, alternately \leftarrow , \rightarrow :

48

Sort each column in parallel:

0	0	0	1	1	1	1	1
3	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3
4	4	4	5	4	4	4	4
6	5	5	5	6	5	5	5
7	8	7	7	6	6	7	7
9	8	8	8	9	9	8	8
9	9	9	9	9	9	9	9

h row in parallel,

ely
$$\leftarrow$$
, \rightarrow :

)	1	1	1	2	2
)	2	2	2	1	1
3	3	3	4	4	4
-	5	4	3	3	3
ŀ	5	6	6	7	7
7	7	6	5	5	5
3	8	9	9	9	9
)	9	9	9	8	8

Sort each column in parallel:

0	0	0	1	1	1	1	1
3	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3
4	4	4	5	4	4	4	4
6	5	5	5	6	5	5	5
7	8	7	7	6	6	7	7
9	8	8	8	9	9	8	8
9	9	9	9	9	9	9	9

So	rt ea	ac
\leftarrow	or -	\rightarrow
0	0	(
2	2	2
3	3	
4	4	Z
5	5	۲ ر
6	6	7
8	8	8
9	9	Ç

arallel,



48

0	0	0	1	1	1	1	1
3	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3
4	4	4	5	4	4	4	4
6	5	5	5	6	5	5	5
7	8	7	7	6	6	7	7
9	8	8	8	9	9	8	8
9	9	9	9	9	9	9	9

Sort each row in p							
\leftarrow	or	\rightarrow	as c	lesi	reo		
0	0	0	1	1	1		
2	2	2	2	2	2		
3	3	3	3	3	3		
4	4	4	4	4	4		
5	5	5	5	5	5		
6	6	7	7	7	7		
8	8	8	8	8	Ç		
9	9	9	9	9	Ç		

Sort each column in parallel:

0	0	0	1	1	1	1	1
3	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3
4	4	4	5	4	4	4	4
6	5	5	5	6	5	5	5
7	8	7	7	6	6	7	7
9	8	8	8	9	9	8	8
9	9	9	9	9	9	9	9

Sort each row in parallel, \leftarrow or \rightarrow as desired:

0	1	1	1	1	1
2	2	2	2	2	3
3	3	3	3	3	3
4	4	4	4	4	5
5	5	5	5	6	6
7	7	7	7	7	8
8	8	8	9	9	9
9	9	9	9	9	9

Sort each column in parallel:

0	0	0	1	1	1	1	1
3	2	2	2	2	2	2	2
3	3	3	3	3	3	3	3
4	4	4	5	4	4	4	4
6	5	5	5	6	5	5	5
7	8	7	7	6	6	7	7
9	8	8	8	9	9	8	8
9	9	9	9	9	9	9	9

49

Sort each row in parallel,

 \leftarrow or \rightarrow as desired:

0	0	0	1	1	1	1	1
2	2	2	2	2	2	2	3
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	5
5	5	5	5	5	5	6	6
6	6	7	7	7	7	7	8
8	8	8	8	8	9	9	9
9	9	9	9	9	9	9	9

parallel, ed:

h column

el:

)	1	1	1	1	1
)	2	2	2	2	2
3	3	3	3	3	3
ŀ	5	4	4	4	4
•	5	6	5	5	5
7	7	6	6	7	7
3	8	9	9	8	8
)	9	9	9	9	9

Sort each row in parallel, \leftarrow or \rightarrow as desired:

0	0	0	1	1	1	1	1
2	2	2	2	2	2	2	3
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	5
5	5	5	5	5	5	6	6
6	6	7	7	7	7	7	8
8	8	8	8	8	9	9	9
9	9	9	9	9	9	9	9

49

50

Chips ar towards parallelis GPUs: p Old Xeo New Xeo

49

Sort each row in parallel,

 \leftarrow or \rightarrow as desired:





50

Chips are in fact e towards having thi parallelism and co GPUs: parallel + Old Xeon Phi: par New Xeon Phi: par

Sort each row in parallel, \leftarrow or \rightarrow as desired:

49

0	0	0	1	1	1	1	1
2	2	2	2	2	2	2	3
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	5
5	5	5	5	5	5	6	6
6	6	7	7	7	7	7	8
8	8	8	8	8	9	9	9
9	9	9	9	9	9	9	9

Chips are in fact evolving towards having this much parallelism and communicat GPUs: parallel + global RA Old Xeon Phi: parallel + rin

50

New Xeon Phi: parallel + n

Sort each row in parallel, \leftarrow or \rightarrow as desired:

0	0	0	1	1	1	1	1
2	2	2	2	2	2	2	3
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	5
5	5	5	5	5	5	6	6
6	6	7	7	7	7	7	8
8	8	8	8	8	9	9	9
9	9	9	9	9	9	9	9

50

Chips are in fact evolving towards having this much parallelism and communication.

GPUs: parallel + global RAM. Old Xeon Phi: parallel + ring.

New Xeon Phi: parallel + mesh.

51

Sort each row in parallel, \leftarrow or \rightarrow as desired:

0	0	0	1	1	1	1	1
2	2	2	2	2	2	2	3
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	5
5	5	5	5	5	5	6	6
6	6	7	7	7	7	7	8
8	8	8	8	8	9	9	9
9	9	9	9	9	9	9	9

50

Chips are in fact evolving towards having this much parallelism and communication.

GPUs: parallel + global RAM. Old Xeon Phi: parallel + ring. New Xeon Phi: parallel + mesh.

Algorithm designers don't even get the right exponent without taking this into account.

51

Sort each row in parallel, \leftarrow or \rightarrow as desired:

0	0	0	1	1	1	1	1
2	2	2	2	2	2	2	3
3	3	3	3	3	3	3	3
4	4	4	4	4	4	4	5
5	5	5	5	5	5	6	6
6	6	7	7	7	7	7	8
8	8	8	8	8	9	9	9
9	9	9	9	9	9	9	9

50

Chips are in fact evolving towards having this much parallelism and communication.

GPUs: parallel + global RAM. Old Xeon Phi: parallel + ring. New Xeon Phi: parallel + mesh.

Algorithm designers don't even get the right exponent without taking this into account.

Shock waves from subroutines into high-level algorithm design.