

# A systolic architecture for supporting Wiedemann's algorithm

Rainer Steinwandt<sup>1</sup>

(joint work with Willi Geiselmann<sup>1</sup>,  
Adi Shamir<sup>2</sup> and Eran Tromer<sup>2</sup>)

<sup>1</sup>  Universität Karlsruhe, Germany

<sup>2</sup>  Weizmann Institute of Science, Israel

# NFS & (block) Wiedemann

**NFS:** relation collection + linear algebra (LA) step  
dominating for total running time

**(Block) Wiedemann for GF(2):**

reduces LA step to iterated matrix-by-vector multiplications

$$Av, A^2v, A^3v, \dots, A^k v$$

with **sparse** (... **but potentially large**) matrix  $A$

$$1024 \text{ bit: } A \in \text{GF}(2)^{10^{10} \times 10^{10}}$$

... doing this fast could be nice for  $\text{GF}(p)$ , too ( $\rightarrow$ [Frey04])



# LA hardware: basic approach


Currently most promising hardware devices for LA step:

- offer methods for efficiently computing the vector chains  $Av, A^2v, A^3v, \dots, A^k v$  using a **2-D mesh architecture**:
  - 2-D **sorting** ( $\rightarrow$ [Bernstein '01])
  - 2-D **routing** ( $\rightarrow$ [Lenstra et al. '02])
- impose **another 2-D splitting** for doing with **small chips** ( $\rightarrow$ [Geiselman, S. '03])

..., cheap

... not utopian, but not as simple & efficient as desirable


# Multiplying with $v \in \text{GF}(p)^n$



# Collecting rows in stations

Matrices to be processed are highly sparse


→ collect several rows into a single *station*



# Additional parallelization


Needed arithmetics is not space-consuming

→ process  $k > 1$  vector components in parallel



# ... using intra-station buses

Handling  $k$  vector components in parallel in each station:




Circular buses for intra-station transport of  $v$ -entries.

# Multiplying with $A$ again

Actually needed:  $A \cdot v$ ,  $A \cdot Av$ ,  $A \cdot A^2 v$ , ...

→ result of multiplication must go back into vector pipeline

→ rearrange stations:



... have each station scan  $v$  in a different cyclic order



# Doing another multiplication


GF( $p$ )-addition commutative



1 complete cycle yields  $A \cdot v$



stations switch to 2<sup>nd</sup>  
mem. bank holding  $A \cdot v$



Device is immediately prepared for next multiplication.



# Critical parameters

## ➤ I/O Bandwidth, number of pins:

limits the speed at which  $v$  can be fed into the stations & therewith overall LA time

## ➤ Memory:

representing the non-zero entries of  $A$  & storing the vector(s)  $v$  requires large amount of (D)RAM

## ➤ Clock rate:

simple logic allowing high clocking rate vs. (slow) space-optimized memory



# Techn(olog)ical limitations

- ☞ #pins limited through chip size ( $>2^{12}$  pins means large chips)
- ☞ logic for systolic design simpler than for mesh-based designs
  - ➡ increasing clocking rate to 1 GHz seems doable

What about the memory?

**vector  $v$ :** dense,  $2 \times (D)$ RAM for  $m (=10^{10})$   $GF(p)$ -entries


**matrix  $A$ :**  $GF(p)$ -entry, row coord. within CPU, auxiliary flags  
no need for random access, DRAM sufficient



# Matrix handling

"External table" for reading  $\nu$ -entries:

#wait cycles	"read it" flag	bus no. to write on
--------------	----------------	---------------------



"Internal table" for storing the matrix:

#wait cycles	"read it" flag	bus no. to read from
$GF(p)^{\times}$ -entry	row coord.	"delete it" flag

# Distributing the matrix

As with mesh based designs, we can **split  $A$**  into submatrices (  $\rightarrow$ [Geiselmann, S. '03]):

$$A = \begin{pmatrix} A_{1,1} & A_{1,2} & \dots & A_{1,r} \\ A_{2,1} & A_{2,2} & \dots & A_{2,r} \\ \vdots & & & \\ A_{r,1} & A_{r,2} & \dots & A_{r,r} \end{pmatrix}, \quad V = \begin{pmatrix} V_{1,1} \\ \vdots \\ V_{1,s} \end{pmatrix} \dots = \begin{pmatrix} V_{s,1} \\ \vdots \\ V_{r,r} \end{pmatrix}, \quad A \cdot V = \begin{pmatrix} \sum A_{1,j} \cdot V_{1,j} \\ \vdots \\ \sum A_{r,j} \cdot V_{r,j} \end{pmatrix}$$

store submatrix coordinates only



# Block matrix multiplication

- assign a **multiplication circuit** to each submatrix  $A_{ij}$
- distribute/**load** appropriate **v-parts** into each circuit
- compute **all**  $A_{ij} \cdot v_{ij}$ -values
- output** all subproducts & add them in a pipeline


result must be split &  
loaded into the device

Limiting factor for run time: I/O bandwidth/#pins



# Systolic parallelization

Increased blocking factor without repeatedly storing  $A$ :



# ... combining it all

**splitting** of  $A$  into submatrices can be **combined**  
**with systolic parallelization**



short vectors + small matrices + simple logic



**small interconnected chips**



... may be fast, but not that trivial to implement



**2D-systolic looks preferable**





# Systolic vs. mesh based design

Features of (pure) systolic approach:

- ✓ simple logic
- ✓ use of **small chip sizes** seems doable
- ✓ **integration of error handling** looks doable
- ✓ **no** need for **heuristic complexity** bounds
- ✓ **simulation** in software **is possible**



# ... how fast can we go?

- using **similar chip area** as currently fastest mesh-based proposals ( $\rightarrow$ [Geiselmann et al. '05]), a **significant speed-up, say factor 2**, seems realistic
- various possibilities for optimization: area  $\times$  time, cost, ...

**Simpler and more efficient than existing proposals:**  
LA step for 1024 bit looks (even more 😊) doable.



# Conclusion

- ☛ systolic design looks **preferable to mesh**-based approach: seems to be simpler, faster and require smaller chips
- ☛ topic of "**optimal**" **parameter choice** (purely systolic, matrix splitting, ...) not fully explored yet

... coping with LA step for 1024 bit is not utopian 😊

