Dedicated Hardware to Solve Sparse Systems of Linear Equations: State of the Art & Application to Integer Factoring

> Rainer Steinwandt Florida Atlantic University, USA

(based on joint work with Willi Geiselmann, Adi Shamir, Eran Tromer)

### Why linear algebra hardware?

 Inear system of equations expected for a
 **1024 bit NFS-based factorization** rather big (though one may argue about the exact size)

• other algorithms may profit from possibility to solve large systems of linear equations over "arbitrary" fields  $(\rightarrow$ [Frey04])

... key motivation is 1024-bit RSA, of course 😀





### LA hardware: basic approach

Motivated by factoring with NFS, focus of LA hardware is on

(Block) Wiedemann algorithm for GF(2): reduces NFS' LA step to iterated matrix-vector multiplications Av,  $A^2v$ ,  $A^3v$ , ...,  $A^kv$ 

with sparse (... but potentially large) matrix A

 $1024 \text{ bit: } A \in GF(2)^{10^{10} \times 10^{10}}$ 

... but most recent design applies to other fields, too





#### LA & 2-D mesh architectures

#### Devices proposed for the LA step in the last years

- offer methods for efficiently computing the vector chains Av,  $A^2v$ ,  $A^3v$ , ...,  $A^kv$  using a **2-D mesh architecture**:
  - 2-D **sorting** (→[Bernstein '01])
  - 2-D routing  $(\rightarrow$  [Lenstra et al. '02])
- ✓ impose another 2-D splitting for doing with small chips  $(\rightarrow [Geiselmann, S. '03])$

... not utopian, but not as simple & efficient as desirable





PE - PE -

PE - PE - PE

### **CHES '05: Another proposal**

New design seems to overcome several shortcomings:

- modest chip sizes with pretty regular layout
- no need for heuristic complexity bounds
- software simulation possible
- error handling taken into account
- adapting the design to fields ≠GF(2) possible

... still, for 1024-bit we would need thousands of chips





## Multiplying with $v \in GF(q)^n$













## **Additional parallelization**

Needed arithmetics is not space-consuming
process k>1 vector components in parallel

station #1: entries of rows #1 ... #s<sub>1</sub>

> station #*u*: entries of rows  $\#n-s_u+1 \dots \#n$









### ... using intra-station buses

Handling *k* vector components in parallel in each station:



circular buses for intra-station transport of *v*-entries





## Multiplying with A again

Actually needed:  $A \cdot v$ ,  $A \cdot Av$ ,  $A \cdot A^2 v$ , ...

- result of multiplication must go back into vector pipeline
- rearrange stations:

... have each station scan v in a different cyclic order





## **Doing another multiplication**



Device is immediately prepared for next multiplication.





### **Critical parameters**

#### I/O Bandwidth, number of pins:

limits the speed at which v can be fed into the stations & therewith overall LA time

#### Memory:

representing the non-zero entries of A & storing the vector(s) v requires large amount of (D)RAM

#### Clock rate:

simple logic allowing high clocking rate vs. (slow) space-optimized memory





# Techn(olog)ical limitations

#pins limited through chip size (>2<sup>12</sup> pins means large chips)
 logic for systolic design simpler than for mesh-based designs
 increasing clocking rate to 1 GHz seems doable

What about the memory?

**vector**  $\nu$ : dense, 2×(D)RAM for  $n (=10^{10})$  GF(q)-entries **matrix** A: GF(q)×-entry, row coord. within CPU, auxiliary flags **no need for random access, DRAM sufficient** 





### **Matrix handling**

#### "External table" for reading *v*-entries:

#wait cycles "read it" flag bus no. to write on



#### "Internal table" for storing the matrix:

| #wait cycles | "read it" flag | bus no. to read from |
|--------------|----------------|----------------------|
| GF(q)×-entry | row coord.     | "delete it" flag     |





## **Distributing the matrix**

As with mesh based designs, we can **split** *A* **into submatrices**  $(\rightarrow$ [Geiselmann, S. '03]):







## **Block matrix multiplication**

- assign a multiplication circuit to each submatrix A<sub>i,j</sub>
- // distribute/load appropriate // parts into each circuit

- r compute all A<sub>i,j</sub> · V<sub>i,j</sub> -values
- output all subproducts & add them in a pipeline

result must be split & loaded into the device

Limiting factor for run time: I/O bandwidth/#pins





## **Systolic parallelization**

#### **Increased blocking factor without repeatedly storing** *A*:







## **Combining it all?**

#### **splitting** of *A* into submatrices can be **combined with systolic parallelization**

short vectors + small matrices + simple logic

#### small interconnected chips

... may be fast, but not that trivial to implement

practical point of view: 2D-systolic looks preferable





## 1024-bit: what seems doable?

- Current manufacturing technology (90 nm, 1GHz, 1 cm<sup>2</sup>,...):
   300x90 array of ASIC chips (blocking factor K=900),
   each (90-chip) row fed by a 108-Gbit DRAM,
   multiplication chains can be completed in ≈2.4 months
- ✓ Mesh-based design (90 nm, 200 Mhz, 85×85, 12.25 cm<sup>2</sup>,...):
   ≈11.7 months; throughput/silicon area worse by factor 6.5

... CHES '05 design seems to be faster & more practical





### What about errors?

- Iniform design offers local fault tolerance: on a faulty chip one can "bypass" faulty stations
- High-level error recovery remains crucial: running time of months is likely to involve errors





### Conclusion

- systolic design looks preferable to mesh-based approach: seems to be simpler, faster and require smaller chips
- r topic of "optimal" parameter choice (purely systolic, matrix splitting, ...) deserves further exploration
- r small GF(2)-prototype seems doable and desirable

... for factoring, improvements in sieving would be nice



