

UNITED STATES DEPARTMENT OF COMMERCE • Sinclair Weeks, *Secretary*  
NATIONAL BUREAU OF STANDARDS • A. V. Astin, *Director*

**System Design of Digital Computer  
at the National Bureau of Standards:**  
**Methods for High-Speed Addition  
and Multiplication**



**National Bureau of Standards Circular 591, Section 1**  
Issued February 14, 1958

# 1. A Logic for High-Speed Addition

A. Weinberger and J. L. Smith

## 1. Introduction

The development at the National Bureau of Standards of the diode capacitor memory [1,2],<sup>1</sup> which is capable of being read or written into randomly at the rate of one word per microsecond, has made it worth while to build devices capable of processing information at comparable rates. Since the basic micro-operation common to most arithmetic processes is the adding of two numbers, it seemed desirable to design an adder having a cycle time no greater than  $1\mu\text{sec}$ .

The major speed limitation in any adder is in the production of carries, and in this paper the problem is attacked from the standpoint of logical organization. Although work is being done elsewhere on this subject, using newer and faster basic circuit elements, the analyses to be described show that it is both feasible and economical to achieve  $1\text{-}\mu\text{sec}$  addition times for 53-bit words, using the 1-Mc circuitry that has been successfully utilized in SEAC [3] and DYSEAC [4, 5].

The increased complexity of the logic of this adder necessitated the extensive use of Boolean algebra in arriving at the design itself. Because the procedure used in developing the final design is an interesting example of the practical application of Boolean algebra, the actual logic of the design process is described in considerable detail.

Before discussing the adder, a brief description of the logical capabilities of the SEAC circuitry [6] will be presented. As shown in figure 1.1, the basic electronic unit consists essentially of three levels of diode gates in an OR-AND-OR logical array followed by a transformer-coupled pulse amplifier. The rate at which successive pulses pass through such a stage is determined by the clock frequency, which is, in this case, 1 Mc/sec. The transit time of a pulse through a stage, however, is much less than  $1\mu\text{sec}$ . For this reason, the clock pulses are made available in several phases. The way in which different stages are controlled by clock pulses of different phases is illustrated in figure 1.2. In SEAC, for example, 1-Mc clock pulses are available in 3 phases,  $\frac{1}{2}\mu\text{sec}$  apart. In DYSEAC, 4-phase clock pulses are used, whereas for reasons that will be developed later, in the adder to be described a 5-phase clock is used. Figure 1.3 shows graphically these timing relationships for SEAC. Signals emitted from different stages clocked at different times must be synchronized by means of electric delay lines before they are gated in a common stage, as shown

in figure 1.4. Both positive and negative signals are available from a stage, the negative signals being used for inhibiting (see fig. 1.5).

The logical gating required in any stage of the adder to be described is essentially of the same complexity as that required in the packaged building blocks used in constructing DYSEAC, and in the OR-AND-OR gating configuration of a stage up to 4 AND-gates and up to 6 inputs in the largest AND-gate are permitted.

Boolean notation of the sort described by Richards [7] will be used hereafter to describe the gating configurations. In figure 1.6 are shown a typical gating stage and the corresponding Boolean expression for the output in terms of the inputs. There are three terms in the expression, each one corresponding to an AND-gate; the first term,  $(A+B)\bar{C}\bar{D}EF$ , corresponds to the top AND-gate; the second term,  $(G+H)I$ , corresponds to the middle AND-gate; and the last term,  $J(K+L+M)\bar{N}$ , corresponds to the bottom AND-gate. The factors of a term represent the inputs to the corresponding AND-gate. For example, the five factors of the first term,  $(A+B)$ ,  $\bar{C}$ ,  $\bar{D}$ ,  $E$ , and  $F$ , correspond to the five inputs to the top AND-gate: Whenever a factor consists of more than one term, it is represented by an OR-gate. For example, the factor  $(A+B)$  of the first term corresponds to the 2-input OR-gate of the top AND-gate. A factor could also be a negative or inhibit signal, and in this case it is denoted by a bar on top; e. g.,  $\bar{C}$  and  $\bar{D}$  are two factors of the first term corresponding to the two negative signals, which may inhibit the top AND-gate. For the sake of simplicity in the discussion of the Boolean expressions that follow, no distinction is made between delayed and undelayed signals.




FIGURE 1.1. One stage of SEAC-type circuitry.

<sup>1</sup> Figures in brackets indicate the literature references on page 12.




FIGURE 1.2. Gating stages with different clock phases.




FIGURE 1.4. Synchronizing by means of electric delay lines.




FIGURE 1.3. Time relationships among SEAC clock phases.




FIGURE 1.5. Use of negative signals for inhibiting.




FIGURE 1.6. Typical gating stage and corresponding Boolean expression.

## 2. Sequential Carry Generation

The analysis leading to the design of the parallel adder will now be described in detail.

Let

$$A = \text{augend} = A_k 2^{k-1} + A_{k-1} 2^{k-2} + \dots + A_1 2^0,$$

$$B = \text{addend} = B_k 2^{k-1} + B_{k-1} 2^{k-2} + \dots + B_1 2^0,$$

$$S = \text{sum} = S_k 2^{k-1} + S_{k-1} 2^{k-2} + \dots + S_1 2^0,$$

$C_k$  = the carry resulting from the addition in the  $k$ th digit position.

The well-known rules for binary addition are given in the form of a function table (table 1.1). From these, the binary sum and carry can be ex-

pressed in Boolean notation as follows:

$$S_k = \bar{A}_k \bar{B}_k C_{k-1} + \bar{A}_k B_k \bar{C}_{k-1} + A_k \bar{B}_k \bar{C}_{k-1} + A_k B_k C_{k-1}. \quad (1)$$

TABLE 1.1. Function table for binary addition

Augend.....	$A_k$	0	0	0	0	1	1	1	1
Addend.....	$B_k$	0	0	1	1	0	0	1	1
Previous carry.	$C_{k-1}$	0	1	0	1	0	1	0	1
Sum.....	$S_k$	0	1	1	0	1	0	0	1
Carry.....	$C_k$	0	0	0	1	0	1	1	1

$$\begin{aligned}
C_k &= \bar{A}_k B_k C_{k-1} + A_k \bar{B}_k C_{k-1} + A_k B_k \bar{C}_{k-1} + A_k B_k C_{k-1} \\
&= A_k B_k + A_k C_{k-1} + B_k C_{k-1} \\
&= (A_k + B_k)(A_k + C_{k-1})(B_k + C_{k-1}) \quad (2) \\
&= A_k B_k + (A_k + B_k) C_{k-1}.
\end{aligned}$$

The carry function,  $C_k$ , has been reduced from 4 terms of 3 factors each (corresponding to 4 AND-gates with 3 inputs each), as shown in the top line of eq (2), to 3 alternative forms, each involving fewer terms and factors.

Since the expression for  $S_k$  in eq (1) can be implemented in one gating stage, any sum digit can be made available during the clock phase immediately following the formation of its cor-

responding carry,  $C_{k-1}$ . However, if the carries are generated according to eq (2), each carry digit would have to await the formation of the next lower-order carry. As a result, the sum digits could be obtained at the rate of only one per clock phase, for if  $C_1$  is available during the first clock phase,  $C_2$  could be generated during the second clock phase,  $C_3$  during the third clock phase, etc. For numbers having  $n$  binary digits,  $n-1$  possible carries would have to be provided for, requiring  $n-1$  clock phases for their complete determination. If a 4-phase, 1-Mc clock were used, 4 successive sum digits could be obtained during 1  $\mu$ sec. Such an arrangement, using *sequential* carry generation, would provide an increase in speed of a factor of only four over the addition speed of a completely serial adder.

### 3. Simultaneous Carry Generation

The limitation on the sequential method of forming the carries stems from the use of eq (2), which specify  $C_k$  as an explicit function of  $C_{k-1}$ . It can be shown that a carry need not depend explicitly on the preceding one, but can be expressed as a function of only the relevant augend and addend digits and some lower-order carry. A

considerable gain in speed may be obtained as a result of this.

Using the functional form given by the last equation in (2), successive carries are shown to be expressible in terms of the same lower-order carry by a method of substitution.

$$\begin{aligned}
C_1 &= A_1 B_1 \\
&\quad + (A_1 + B_1) C_0 \\
C_2 &= A_2 B_2 \quad = \quad A_2 B_2 \\
&\quad + (A_2 + B_2) C_1 \quad + (A_2 + B_2) A_1 B_1 \\
&\quad \quad \quad \quad + (A_2 + B_2)(A_1 + B_1) C_0 \\
C_3 &= A_3 B_3 \quad = \quad A_3 B_3 \\
&\quad + (A_3 + B_3) C_2 \quad + (A_3 + B_3) A_2 B_2 \\
&\quad \quad \quad \quad + (A_3 + B_3)(A_2 + B_2) A_1 B_1 \\
&\quad \quad \quad \quad + (A_3 + B_3)(A_2 + B_2)(A_1 + B_1) C_0 \quad (3) \\
C_4 &= A_4 B_4 \quad = \quad A_4 B_4 \\
&\quad + (A_4 + B_4) C_3 \quad + (A_4 + B_4) A_3 B_3 \\
&\quad \quad \quad \quad + (A_4 + B_4)(A_3 + B_3) A_2 B_2 \\
&\quad \quad \quad \quad + (A_4 + B_4)(A_3 + B_3)(A_2 + B_2) A_1 B_1 \\
&\quad \quad \quad \quad + (A_4 + B_4)(A_3 + B_3)(A_2 + B_2)(A_1 + B_1) C_0 \\
&= A_4 B_4 \\
&\quad + (A_4 + B_4) A_3 B_3 \\
&\quad + (A_4 + B_4)(A_3 + B_3) A_2 B_2 \\
&\quad + (A_4 + B_4)(A_3 + B_3)(A_2 + B_2)(A_1 + B_1)(A_1 + C_0)(B_1 + C_0).
\end{aligned}$$

Equations (3) show how as many as 4 successive carries can be expressed as functions of the same carry, with all expressions consisting of no more than 4 terms and with the largest term consisting of no more than 6 factors. These 4 carries can therefore be generated simultaneously by means of only 4 gating stages.

Similarly, the next more significant four carries,  $C_5$  through  $C_8$ , can be formed simultaneously during the next clock phase as functions of the appropriate augend and addend digits and  $C_4$ . In short, four successive carry digits can be formed simultaneously every clock phase. One gating stage per carry is required.

To summarize, if  $C_0$  is available in the first clock phase,  $C_1$  through  $C_4$  can be generated during the second clock phase,  $C_5$  through  $C_8$  during the third clock phase, etc. Each group of sum digits can be obtained one clock phase after the corre-

sponding group of carries has been formed. Figure 1.7 illustrates in block-diagram form an adder utilizing this principle of simultaneous carry generation.




FIGURE 1.7. Nine-bit parallel binary adder.

#### 4. Use of Auxiliary Carry Functions

Of signal importance is the use that can be made of the second clock phase to further speed up the addition process. This time can be utilized to form certain *auxiliary carry functions*, which enable additional carries to be generated during the third clock phase simultaneously with the carries  $C_5$  through  $C_8$ . More specifically,  $C_9$ ,  $C_{10}$ , etc., can be formed during the third clock phase as functions of  $C_4$  if some of the terms involving only the augend and addend digits in the expanded relations for  $C_9$ ,  $C_{10}$ , etc., are combined as auxiliary carry functions in separate stages during the intervening clock phase.

For example, the expression for  $C_9$  is shown in the first equation in (4) expanded as a function of  $C_4$ . Because of limitations on the gating complexity, it is not possible to form  $C_9$  directly even if it were reduced to four terms. Instead, the function is implemented by parts.

$$\begin{aligned}
 C_9 = & A_9 B_9 \\
 & + (A_9 + B_9) A_8 B_8 \\
 & + (A_9 + B_9) (A_8 + B_8) A_7 B_7 \\
 & + (A_9 + B_9) (A_8 + B_8) (A_7 + B_7) A_6 B_6 \\
 & + (A_9 + B_9) (A_8 + B_8) (A_7 + B_7) (A_6 + B_6) A_5 B_5 \\
 & + (A_9 + B_9) (A_8 + B_8) (A_7 + B_7) (A_6 + B_6) (A_5 + B_5) C_4
 \end{aligned} \tag{4}$$

$$\begin{aligned}
 C_9 = & X_9 \\
 & + Y_9 C_4
 \end{aligned}$$

(The outlines drawn around the various parts of eq (4) serve merely to correlate the corresponding parts of the two equations.) The 5 terms enclosed within the triangle can be reduced to 4 terms by combining the first 2 terms. This reduced 4-term expression can then be implemented in 1 gating stage during the second clock phase, and it is then designated by  $X_9$ . The single factor enclosed within the rectangle can also be implemented during the second clock phase in one gating stage. It is designated by  $Y_9$ . By means of these 2 auxiliary carry functions,  $X_9$  and  $Y_9$ , the actual carry  $C_9$  can be formed quite handily in 1 gating stage during the third clock phase, according to the second equation in (4).

The next 4 carries,  $C_{10}$  through  $C_{13}$ , can also be formed during the third clock phase by utilizing these same auxiliary carry functions. The most complicated of these expressions, the one for  $C_{13}$ , is given in eq (5), where further combinations are made to reduce the number of terms to four.

$$\begin{aligned}
 C_{13} = & A_{13} B_{13} \\
 & + (A_{13} + B_{13}) A_{12} B_{12} \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) A_{11} B_{11} \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) (A_{11} + B_{11}) A_{10} B_{10} \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) (A_{11} + B_{11}) (A_{10} + B_{10}) X_9 \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) (A_{11} + B_{11}) (A_{10} + B_{10}) Y_9 C_4
 \end{aligned} \tag{5}$$

$$\begin{aligned}
 C_{13} = & (A_{13} + B_{13}) (A_{13} + A_{12}) (A_{13} + B_{12}) (B_{13} + A_{12}) \\
 & (B_{13} + B_{12}) \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) A_{11} B_{11} \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) (A_{11} + B_{11}) A_{10} B_{10} \\
 & + (A_{13} + B_{13}) (A_{12} + B_{12}) (A_{11} + B_{11}) (A_{10} + B_{10}) \\
 & (X_9 + Y_9) (X_9 + C_4).
 \end{aligned}$$

